Home
last modified time | relevance | path

Searched refs:BIT_8 (Results 1 – 5 of 5) sorted by relevance

/freebsd/sys/dev/msk/
H A Dif_mskreg.h183 #define BIT_8 (1 << 8) macro
286 #define PCI_DIS_PCI_CLK BIT_8 /* Disable PCI clock driving */
300 #define PCI_PATCH_DIR_0 BIT_8
365 #define PCI_GAT_INT_FIFO_EMPTY BIT_8 /* Internal FIFO Empty */
388 #define PCI_CF1_ENA_CFG_LDR_DONE BIT_8 /* Enable core level Config loader done */
397 #define PEX_DC_EN_EXT_TAG BIT_8 /* Enable Extended Tag Field */
795 #define Y2_LED_STAT_OFF BIT_8 /* Status LED Off (YUKON-2 only) */
838 #define Y2_IS_CHK_TXA2 BIT_8 /* Descriptor error TXA 2 */
873 #define Y2_IS_TCP_TXA2 BIT_8 /* TCP length mismatch async Tx queue IRQ */
1058 #define RI_CLR_WR_PERR BIT_8 /* Clear IRQ RAM Write Parity Err */
[all …]
/freebsd/sys/dev/qlxge/
H A Dqls_hw.h47 #define BIT_8 (0x1 << 8) macro
244 #define Q81_CTL_HCS_RISC_RESET BIT_8
269 #define Q81_CTL_STATUS_F0E BIT_8
476 #define Q81_CTL_RD_CAM_BIT0 BIT_8
576 #define Q81_RSS_ICB_FLAGS_L6K BIT_8
/freebsd/sys/dev/qlxgb/
H A Dqla_def.h46 #define BIT_8 (0x1 << 8) macro
/freebsd/sys/dev/qlxgbe/
H A Dql_def.h46 #define BIT_8 (0x1 << 8) macro
H A Dql_hw.h953 #define Q8_PORT_CFG_BITS_LNKCAP_10MB BIT_8