Home
last modified time | relevance | path

Searched refs:AVX2 (Results 1 – 25 of 30) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/Support/BLAKE3/
H A Dblake3_dispatch.c69 AVX2 = 1 << 4, enumerator
118 features |= AVX2; in get_cpu_features()
211 if (features & AVX2) { in blake3_hash_many()
258 if (features & AVX2) { in blake3_simd_degree()
H A DREADME.md271 portable C, SSE2, SSE4.1, AVX2, and AVX-512.
/freebsd/sys/contrib/openzfs/lib/libspl/include/sys/
H A Dsimd.h89 AVX2, enumerator
143 [AVX2] = {7U, 0U, 1U << 5, EBX },
216 CPUID_FEATURE_CHECK(avx2, AVX2);
/freebsd/crypto/openssl/
H A DNOTES-VALGRIND.md51 As of valgrind-3.15.0 on Linux/x86_64, instructions up to AVX2 are
52 supported. Setting the following disables instructions beyond AVX2:
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86Subtarget.h55 NoSSE, SSE1, SSE2, SSE3, SSSE3, SSE41, SSE42, AVX, AVX2, AVX512 enumerator
200 bool hasAVX2() const { return X86SSELevel >= AVX2; } in hasAVX2()
H A DX86.td107 def FeatureAVX2 : SubtargetFeature<"avx2", "X86SSELevel", "AVX2",
108 "Enable AVX2 instructions",
670 // Gather is available since Haswell (AVX2 set). So technically, we can
671 // generate Gathers on all AVX2 processors. But the overhead on HSW is high.
H A DX86CallingConv.td263 // since the boolean types in AVX/AVX2 are promoted by default.
583 // since the boolean types in AVX/AVX2 are promoted by default.
865 // since the boolean types in AVX/AVX2 are promoted by default.
H A DX86InstrUtils.td752 // AVX2 Instruction Templates:
753 // Instructions introduced in AVX2 (no SSE equivalent forms)
755 // AVX28I - AVX2 instructions with T8, PD prefix.
756 // AVX2AIi8 - AVX2 instructions with TA, PD prefix and ImmT = Imm8.
H A DX86Schedule.td494 // AVX2.
H A DX86SchedSandyBridge.td589 // AVX2/FMA is not supported on that architecture, but we should define the basic
H A DX86SchedSkylakeClient.td598 // AVX2.
H A DX86InstrSSE.td537 // have AVX2. Execution domain fixing will convert to integer if AVX2 is
5055 // AVX2 Patterns
5102 // AVX2 Register-Memory patterns
7090 // AVX2 adds register forms
7545 // AVX2 Instructions
7548 /// AVX2_blend_rmi - AVX2 blend with 8-bit immediate
H A DX86ScheduleZnver3.td1328 // AVX2.
H A DX86ScheduleZnver4.td1368 // AVX2.
H A DX86SchedSkylakeServer.td594 // AVX2.
/freebsd/crypto/openssl/doc/man3/
H A DOPENSSL_ia32cap.pod93 =item bit #64+5 denoting availability of AVX2 instructions;
123 C<:~0x20> would disable AVX2 code paths, and C<:0> - all post-AVX
/freebsd/sys/contrib/openzfs/config/
H A Dtoolchain-simd.m4173 AC_MSG_CHECKING([whether host toolchain supports AVX2])
183 AC_DEFINE([HAVE_AVX2], 1, [Define if host toolchain supports AVX2])
/freebsd/contrib/llvm-project/clang/lib/Basic/Targets/
H A DX86.cpp468 .Case("+avx2", AVX2) in handleTargetFeatures()
980 case AVX2: in getTargetDefines()
1013 case AVX2: in getTargetDefines()
1177 .Case("avx2", SSELevel >= AVX2) in hasFeature()
H A DX86.h67 AVX2, enumerator
/freebsd/sys/contrib/xen/arch-x86/
H A Dcpufeatureset.h201 XEN_CPUFEATURE(AVX2, 5*32+ 5) /*A AVX2 instructions */
/freebsd/sys/contrib/libsodium/
H A Dconfigure.ac451 AC_MSG_CHECKING(for AVX2 instructions set)
454 # error NativeClient detected - Avoiding AVX2 opcodes
464 AC_DEFINE([HAVE_AVX2INTRIN_H], [1], [AVX2 is available])
469 # error NativeClient detected - Avoiding AVX2 opcodes
H A DChangeLog100 - An AVX2 optimized implementation of the Argon2 round function was
125 - AVX2 implementations of Salsa20 and ChaCha20 have been added. They
141 - AVX2 detection is more reliable.
161 - AVX2 detection was fixed, resulting in faster Blake2b hashing on
188 - A speed-record AVX2 implementation of BLAKE2b was added (thanks to
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DVFABIDemangling.cpp
/freebsd/crypto/openssl/test/recipes/30-test_evp_data/
H A Devpmac_poly1305.txt183 # AVX2 in poly1305-x86.pl failed this with 176+32 split
/freebsd/contrib/llvm-project/llvm/include/llvm/TargetParser/
H A DX86TargetParser.def151 X86_FEATURE_COMPAT(AVX2, "avx2", 18)

12