Searched refs:AR_IMR_S2_QCU_TXURN (Results 1 – 8 of 8) sorted by relevance
455 #define AR_IMR_S2_QCU_TXURN 0x000003FF /* Mask for TXURN (QCU 0-9) */ macro
191 AR_IMR_S2_QCU_TXURN, ahp->ah_txUrnInterruptMask); in setTxQInterrupts()
495 OS_REG_WRITE(ah, AR_IMR_S2, (AR_IMR_S2_QCU_TXURN & AR_QCU_0)); in ar5211Reset()
527 #define AR_IMR_S2_QCU_TXURN 0x000003FF /* Mask for TXURN (QCU 0-9) */ macro
223 AR_IMR_S2_QCU_TXURN, ahp->ah_txUrnInterruptMask); in setTxQInterrupts()
240 AR_IMR_S2, AR_IMR_S2_QCU_TXURN, ahp->ah_tx_urn_interrupt_mask); in set_tx_q_interrupts()
367 #define AR_IMR_S2_QCU_TXURN 0x000003FF // Mask for TXURN (QCU 0-9) macro
1233 AR_IMR_S2_QCU_TXURN, ahp->ah_txUrnInterruptMask); in setTxQInterrupts()