| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMTargetMachine.cpp | 200 ARMBaseTargetMachine::ARMBaseTargetMachine(const Target &T, const Triple &TT, in ARMBaseTargetMachine() function in ARMBaseTargetMachine
253 ARMBaseTargetMachine::~ARMBaseTargetMachine() = default;
255 MachineFunctionInfo *ARMBaseTargetMachine::createMachineFunctionInfo( in createMachineFunctionInfo()
263 ARMBaseTargetMachine::getSubtargetImpl(const Function &F) const { in getSubtargetImpl()
307 ARMBaseTargetMachine::getTargetTransformInfo(const Function &F) const { in getTargetTransformInfo()
312 ARMBaseTargetMachine::createMachineScheduler(MachineSchedContext *C) const { in createMachineScheduler()
322 ARMBaseTargetMachine::createPostMachineScheduler(MachineSchedContext *C) const { in createPostMachineScheduler()
339 : ARMBaseTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true) {} in ARMLETargetMachine()
347 : ARMBaseTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false) {} in ARMBETargetMachine()
354 ARMPassConfig(ARMBaseTargetMachine &TM, PassManagerBase &PM) in ARMPassConfig()
[all …]
|
| H A D | ARMTargetMachine.h | 29 class ARMBaseTargetMachine : public CodeGenTargetMachineImpl {
42 ARMBaseTargetMachine(const Target &T, const Triple &TT, StringRef CPU,
47 ~ARMBaseTargetMachine() override;
117 class ARMLETargetMachine : public ARMBaseTargetMachine {
128 class ARMBETargetMachine : public ARMBaseTargetMachine {
|
| H A D | ARM.h | 24 class ARMBaseTargetMachine; variable
38 FunctionPass *createARMISelDag(ARMBaseTargetMachine &TM,
53 createARMInstructionSelector(const ARMBaseTargetMachine &TM, const ARMSubtarget &STI,
|
| H A D | ARMTargetObjectFile.cpp | 38 const ARMBaseTargetMachine &ARM_TM = static_cast<const ARMBaseTargetMachine &>(TM); in Initialize()
|
| H A D | ARMSubtarget.h | 44 class ARMBaseTargetMachine; variable
201 const ARMBaseTargetMachine &TM;
208 const ARMBaseTargetMachine &TM, bool IsLittle,
|
| H A D | ARMAsmPrinter.h | 79 const ARMBaseTargetMachine &getTM() const;
|
| H A D | ARMInstructionSelector.cpp | 35 ARMInstructionSelector(const ARMBaseTargetMachine &TM, const ARMSubtarget &STI,
75 const ARMBaseTargetMachine &TM;
162 createARMInstructionSelector(const ARMBaseTargetMachine &TM, in createARMInstructionSelector()
173 ARMInstructionSelector::ARMInstructionSelector(const ARMBaseTargetMachine &TM, in ARMInstructionSelector()
|
| H A D | ARMSubtarget.cpp | 90 const ARMBaseTargetMachine &TM, bool IsLittle, in ARMSubtarget()
|
| H A D | ARMAsmPrinter.cpp | 57 const ARMBaseTargetMachine &ARMAsmPrinter::getTM() const { in getTM()
58 return static_cast<const ARMBaseTargetMachine &>(TM); in getTM()
389 const ARMBaseTargetMachine &ATM = in PrintAsmOperand()
390 static_cast<const ARMBaseTargetMachine &>(TM); in PrintAsmOperand()
655 const ARMBaseTargetMachine &ATM = in emitAttributes()
656 static_cast<const ARMBaseTargetMachine &>(TM); in emitAttributes()
|
| H A D | ARMISelLowering.h | 37 class ARMBaseTargetMachine; variable
418 const ARMBaseTargetMachine &getTM() const;
|
| H A D | ARMTargetTransformInfo.h | 103 explicit ARMTTIImpl(const ARMBaseTargetMachine *TM, const Function &F) in ARMTTIImpl()
|
| H A D | ARMISelDAGToDAG.cpp | 62 explicit ARMDAGToDAGISel(ARMBaseTargetMachine &tm, CodeGenOptLevel OptLevel) in ARMDAGToDAGISel()
358 ARMDAGToDAGISelLegacy(ARMBaseTargetMachine &tm, CodeGenOptLevel OptLevel) in ARMDAGToDAGISelLegacy()
5877 FunctionPass *llvm::createARMISelDag(ARMBaseTargetMachine &TM, in createARMISelDag()
|
| H A D | ARMFastISel.cpp | 140 const ARMBaseTargetMachine &TM;
|
| H A D | ARMISelLowering.cpp | 506 const ARMBaseTargetMachine &ARMTargetLowering::getTM() const { in getTM()
507 return static_cast<const ARMBaseTargetMachine &>(getTargetMachine()); in getTM()
515 const auto &TM = static_cast<const ARMBaseTargetMachine &>(TM_); in ARMTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Testing/Demangle/ |
| H A D | DemangleTestCases.inc | 13711 …ERNS_14JITCodeEmitterE", "llvm::createARMJITCodeEmitterPass(llvm::ARMBaseTargetMachine&, llvm::JIT…
13872 …getMachineENS_10CodeGenOpt5LevelE", "llvm::createARMISelDag(llvm::ARMBaseTargetMachine&, llvm::Cod…
14139 …0ARMBaseTargetMachineC1ERKNS_6TargetERKSsS5_b", "llvm::ARMBaseTargetMachine::ARMBaseTargetMachine(…
14140 …0ARMBaseTargetMachineC2ERKNS_6TargetERKSsS5_b", "llvm::ARMBaseTargetMachine::ARMBaseTargetMachine(…
14145 …0addPreISelERNS_15PassManagerBaseENS_10CodeGenOpt5LevelE", "llvm::ARMBaseTargetMachine::addPreISel…
14146 …nstSelectorERNS_15PassManagerBaseENS_10CodeGenOpt5LevelE", "llvm::ARMBaseTargetMachine::addInstSel…
14147 …PreRegAllocERNS_15PassManagerBaseENS_10CodeGenOpt5LevelE", "llvm::ARMBaseTargetMachine::addPreRegA…
14148 …ddPreSched2ERNS_15PassManagerBaseENS_10CodeGenOpt5LevelE", "llvm::ARMBaseTargetMachine::addPreSche…
14149 …PreEmitPassERNS_15PassManagerBaseENS_10CodeGenOpt5LevelE", "llvm::ARMBaseTargetMachine::addPreEmit…
14150 …sManagerBaseENS_10CodeGenOpt5LevelERNS_14JITCodeEmitterE", "llvm::ARMBaseTargetMachine::addCodeEmi…
[all …]
|