Searched hist:"81 ac38847a1d7fdd74a232cae195ff8f0fb4ab21" (Results 1 – 3 of 3) sorted by relevance
/linux/drivers/clk/qcom/ |
H A D | apcs-msm8916.c | 81ac38847a1d7fdd74a232cae195ff8f0fb4ab21 Tue Dec 05 16:47:01 CET 2017 Georgi Djakov <georgi.djakov@linaro.org> clk: qcom: Add APCS clock controller support
Add a driver for the APCS clock controller. It is part of the APCS hardware block, which among other things implements also a combined mux and half integer divider functionality. It can choose between a fixed-rate clock or the dedicated APCS (A53) PLL. The source and the divider can be set both at the same time.
This is required for enabling CPU frequency scaling on MSM8916-based platforms.
Signed-off-by: Georgi Djakov <georgi.djakov@linaro.org> Acked-by: Bjorn Andersson <bjorn.andersson@linaro.org> Tested-by: Amit Kucheria <amit.kucheria@linaro.org> [sboyd@codeaurora.org: Include rcg header for parent_map, drop multiple unneeded includes, add COMPILE_TEST to APCS depends, made tristate/modular] Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
|
H A D | Makefile | diff 81ac38847a1d7fdd74a232cae195ff8f0fb4ab21 Tue Dec 05 16:47:01 CET 2017 Georgi Djakov <georgi.djakov@linaro.org> clk: qcom: Add APCS clock controller support
Add a driver for the APCS clock controller. It is part of the APCS hardware block, which among other things implements also a combined mux and half integer divider functionality. It can choose between a fixed-rate clock or the dedicated APCS (A53) PLL. The source and the divider can be set both at the same time.
This is required for enabling CPU frequency scaling on MSM8916-based platforms.
Signed-off-by: Georgi Djakov <georgi.djakov@linaro.org> Acked-by: Bjorn Andersson <bjorn.andersson@linaro.org> Tested-by: Amit Kucheria <amit.kucheria@linaro.org> [sboyd@codeaurora.org: Include rcg header for parent_map, drop multiple unneeded includes, add COMPILE_TEST to APCS depends, made tristate/modular] Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
|
H A D | Kconfig | diff 81ac38847a1d7fdd74a232cae195ff8f0fb4ab21 Tue Dec 05 16:47:01 CET 2017 Georgi Djakov <georgi.djakov@linaro.org> clk: qcom: Add APCS clock controller support
Add a driver for the APCS clock controller. It is part of the APCS hardware block, which among other things implements also a combined mux and half integer divider functionality. It can choose between a fixed-rate clock or the dedicated APCS (A53) PLL. The source and the divider can be set both at the same time.
This is required for enabling CPU frequency scaling on MSM8916-based platforms.
Signed-off-by: Georgi Djakov <georgi.djakov@linaro.org> Acked-by: Bjorn Andersson <bjorn.andersson@linaro.org> Tested-by: Amit Kucheria <amit.kucheria@linaro.org> [sboyd@codeaurora.org: Include rcg header for parent_map, drop multiple unneeded includes, add COMPILE_TEST to APCS depends, made tristate/modular] Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
|