Searched hist:"01 c229d977e0063fc784ea302877a08b82e9e7ee" (Results 1 – 6 of 6) sorted by relevance
/linux/drivers/gpu/drm/amd/display/dmub/src/ |
H A D | dmub_reg.h | diff 01c229d977e0063fc784ea302877a08b82e9e7ee Wed Nov 20 15:29:17 CET 2019 Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> drm/amd/display: Get DMUB registers from ASIC specific structs
[Why] These values can differ per ASIC and should follow the full DC style register programming model.
[How] Define a common list and fill in the common list separately for dcn20 and dcn21.
Unlike DC we're not using designated initializers for better compiler compatibility since this resides in the DMUB service.
Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> Reviewed-by: Tony Cheng <Tony.Cheng@amd.com> Acked-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
|
H A D | dmub_dcn21.h | diff 01c229d977e0063fc784ea302877a08b82e9e7ee Wed Nov 20 15:29:17 CET 2019 Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> drm/amd/display: Get DMUB registers from ASIC specific structs
[Why] These values can differ per ASIC and should follow the full DC style register programming model.
[How] Define a common list and fill in the common list separately for dcn20 and dcn21.
Unlike DC we're not using designated initializers for better compiler compatibility since this resides in the DMUB service.
Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> Reviewed-by: Tony Cheng <Tony.Cheng@amd.com> Acked-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
|
H A D | dmub_dcn21.c | diff 01c229d977e0063fc784ea302877a08b82e9e7ee Wed Nov 20 15:29:17 CET 2019 Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> drm/amd/display: Get DMUB registers from ASIC specific structs
[Why] These values can differ per ASIC and should follow the full DC style register programming model.
[How] Define a common list and fill in the common list separately for dcn20 and dcn21.
Unlike DC we're not using designated initializers for better compiler compatibility since this resides in the DMUB service.
Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> Reviewed-by: Tony Cheng <Tony.Cheng@amd.com> Acked-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
|
H A D | dmub_dcn20.h | diff 01c229d977e0063fc784ea302877a08b82e9e7ee Wed Nov 20 15:29:17 CET 2019 Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> drm/amd/display: Get DMUB registers from ASIC specific structs
[Why] These values can differ per ASIC and should follow the full DC style register programming model.
[How] Define a common list and fill in the common list separately for dcn20 and dcn21.
Unlike DC we're not using designated initializers for better compiler compatibility since this resides in the DMUB service.
Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> Reviewed-by: Tony Cheng <Tony.Cheng@amd.com> Acked-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
|
H A D | dmub_dcn20.c | diff 01c229d977e0063fc784ea302877a08b82e9e7ee Wed Nov 20 15:29:17 CET 2019 Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> drm/amd/display: Get DMUB registers from ASIC specific structs
[Why] These values can differ per ASIC and should follow the full DC style register programming model.
[How] Define a common list and fill in the common list separately for dcn20 and dcn21.
Unlike DC we're not using designated initializers for better compiler compatibility since this resides in the DMUB service.
Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> Reviewed-by: Tony Cheng <Tony.Cheng@amd.com> Acked-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
|
H A D | dmub_srv.c | diff 01c229d977e0063fc784ea302877a08b82e9e7ee Wed Nov 20 15:29:17 CET 2019 Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> drm/amd/display: Get DMUB registers from ASIC specific structs
[Why] These values can differ per ASIC and should follow the full DC style register programming model.
[How] Define a common list and fill in the common list separately for dcn20 and dcn21.
Unlike DC we're not using designated initializers for better compiler compatibility since this resides in the DMUB service.
Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> Reviewed-by: Tony Cheng <Tony.Cheng@amd.com> Acked-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
|