Searched +full:zynq +full:- +full:ddrc +full:- +full:a05 (Results  1 – 5 of 5) sorted by relevance
| /linux/Documentation/devicetree/bindings/memory-controllers/ | 
| H A D | xlnx,zynq-ddrc-a05.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/memory-controllers/xlnx,zynq-ddrc-a05.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Zynq A05 DDR Memory Controller 10   - Krzysztof Kozlowski <krzk@kernel.org> 11   - Michal Simek <michal.simek@amd.com> 14   The Zynq DDR ECC controller has an optional ECC support in half-bus width 15   (16-bit) configuration. It is capable of correcting single bit ECC errors 20     const: xlnx,zynq-ddrc-a05 [all …] 
 | 
| /linux/arch/arm/mach-zynq/ | 
| H A D | pm.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3  * Zynq power management 5  *  Copyright (C) 2012 - 2014 Xilinx 26  * zynq_pm_ioremap() - Create IO mappings 50  * zynq_pm_late_init() - Power management init 58 	ddrc_base = zynq_pm_ioremap("xlnx,zynq-ddrc-a05");  in zynq_pm_late_init() 60 		pr_warn("%s: Unable to map DDRC IO memory.\n", __func__);  in zynq_pm_late_init() 63 		 * Enable DDRC clock stop feature. The HW takes care of  in zynq_pm_late_init()
  | 
| /linux/arch/arm/boot/dts/xilinx/ | 
| H A D | zynq-7000.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3  * Copyright (C) 2011 - 2014 Xilinx 7 	#address-cells = <1>; 8 	#size-cells = <1>; 9 	compatible = "xlnx,zynq-7000"; 12 		u-boot { 13 			compatible = "u-boot,config"; 14 			bootscr-address = /bits/ 64 <0x3000000>; 19 		#address-cells = <1>; 20 		#size-cells = <0>; [all …] 
 | 
| /linux/drivers/edac/ | 
| H A D | synopsys_edac.c | 1 // SPDX-License-Identifier: GPL-2.0-only 6  * Copyright (C) 2012 - 2014 Xilinx, Inc. 200 /* DDRC Software control register */ 203 /* DDRC ECC CE & UE poison mask */ 207 /* DDRC Device config masks */ 268  * struct ecc_error_info - ECC error log information. 288  * struct synps_ecc_status - ECC status information to report. 302  * struct synps_edac_priv - DDR memory controller private instance data. 336 	ZYNQ,  enumerator 342  * struct synps_platform_data -  synps platform data structure. [all …] 
 | 
| /linux/ | 
| H A D | MAINTAINERS | 5 --------------------------------------------------- 21 	W: *Web-page* with status/info 23 	B: URI for where to file *bugs*. A web-page with detailed bug 28 	   patches to the given subsystem. This is either an in-tree file, 29 	   or a URI. See Documentation/maintainer/maintainer-entry-profile.rst 46 	   N:	[^a-z]tegra	all files whose path contains tegra 64 ---------------- 83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS) 85 L:	linux-scsi@vger.kernel.org 88 F:	drivers/scsi/3w-* [all …] 
 |