Home
last modified time | relevance | path

Searched +full:xaxb +full:- +full:ext +full:- +full:clk (Results 1 – 2 of 2) sorted by relevance

/linux/Documentation/devicetree/bindings/clock/
H A Dsilabs,si5341.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Mike Looijmans <mike.looijmans@topic.nl>
18 https://www.silabs.com/documents/public/data-sheets/Si5341-40-D-DataSheet.pdf
20 https://www.silabs.com/documents/public/reference-manuals/Si5341-40-D-RM.pdf
22 https://www.silabs.com/documents/public/reference-manuals/Si5345-44-42-D-RM.pdf
33 chip at boot, in case you have a (pre-)programmed device. If the PLL is not
42 - silabs,si5340
43 - silabs,si5341
[all …]
/linux/drivers/clk/
H A Dclk-si5341.c1 // SPDX-License-Identifier: GPL-2.0
14 #include <linux/clk.h>
15 #include <linux/clk-provider.h>
74 struct clk_si5341_output clk[SI5341_MAX_NUM_OUTPUTS]; member
75 struct clk *input_clk[SI5341_NUM_INPUTS];
127 /* Input dividers (48-bit) */
138 ((output)->data->reg_output_offset[(output)->index])
143 ((output)->data->reg_rdiv_offset[(output)->index])
220 * using only the XTAL input, without pre-divider.
364 /* Read and interpret a 44-bit followed by a 32-bit value in the regmap */
[all …]