/linux/tools/perf/pmu-events/arch/x86/elkhartlake/ |
H A D | memory.json | 29 "BriefDescription": "Counts all code reads that were not supplied by the L3 cache.", 39 "BriefDescription": "Counts all code reads that were not supplied by the L3 cache.", 49 …"BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were not supplied … 59 …"BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were not supplied … 69 …ounts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the… 79 …ounts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the… 89 …cache hardware prefetches and software prefetches (except PREFETCHW) that were not supplied by the… 99 …cache hardware prefetches and software prefetches (except PREFETCHW) that were not supplied by the… 131 …ip (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the… 141 …ip (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the… [all …]
|
H A D | cache.json | 271 "BriefDescription": "Counts the number of memory uops retired that were splits.", 301 "BriefDescription": "Counts all code reads that were supplied by the L3 cache.", 311 …"BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was se… 321 …"BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was se… 331 …"BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was se… 341 …"BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was se… 351 …"BriefDescription": "Counts all code reads that were supplied by the L3 cache where no snoop was n… 361 …"BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were supplied by t… 371 …ounts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 … 381 …ounts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 … [all …]
|
H A D | pipeline.json | 290 …"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend … 294 …were not consumed by the backend because allocation is stalled due to a mispredicted jump or a mac… 299 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 307 …"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend … 315 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 332 …"BriefDescription": "Counts the total number of issue slots every cycle that were not consumed by … 339 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 347 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 355 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 363 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… [all …]
|
H A D | other.json | 120 "BriefDescription": "Counts all code reads that were supplied by DRAM.", 130 "BriefDescription": "Counts all code reads that were supplied by DRAM.", 180 …Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.", 190 …Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.", 210 … cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by DRAM.", 220 … cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by DRAM.", 294 …hip (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.", 304 …hip (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.", 354 … L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by DRAM.", 364 … L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by DRAM.", [all …]
|
/linux/tools/perf/pmu-events/arch/x86/snowridgex/ |
H A D | memory.json | 29 "BriefDescription": "Counts all code reads that were not supplied by the L3 cache.", 39 "BriefDescription": "Counts all code reads that were not supplied by the L3 cache.", 49 …"BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were not supplied … 59 …"BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were not supplied … 69 …ounts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the… 79 …ounts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the… 89 …cache hardware prefetches and software prefetches (except PREFETCHW) that were not supplied by the… 99 …cache hardware prefetches and software prefetches (except PREFETCHW) that were not supplied by the… 131 …ip (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the… 141 …ip (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the… [all …]
|
H A D | cache.json | 271 "BriefDescription": "Counts the number of memory uops retired that were splits.", 301 "BriefDescription": "Counts all code reads that were supplied by the L3 cache.", 311 …"BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was se… 321 …"BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was se… 331 …"BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was se… 341 …"BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was se… 351 …"BriefDescription": "Counts all code reads that were supplied by the L3 cache where no snoop was n… 361 …"BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were supplied by t… 371 …ounts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 … 381 …ounts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 … [all …]
|
H A D | pipeline.json | 290 …"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend … 294 …were not consumed by the backend because allocation is stalled due to a mispredicted jump or a mac… 299 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 307 …"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend … 315 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 332 …"BriefDescription": "Counts the total number of issue slots every cycle that were not consumed by … 339 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 347 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 355 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 363 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… [all …]
|
H A D | other.json | 120 "BriefDescription": "Counts all code reads that were supplied by DRAM.", 130 "BriefDescription": "Counts all code reads that were supplied by DRAM.", 180 …Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.", 190 …Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.", 210 … cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by DRAM.", 220 … cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by DRAM.", 294 …hip (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.", 304 …hip (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.", 354 … L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by DRAM.", 364 … L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by DRAM.", [all …]
|
H A D | virtual-memory.json | 23 … translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page … 32 … translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 1GB pages… 41 … translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M … 50 … translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages.… 84 … translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page … 93 … translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 1G pages.… 102 … translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M … 111 … translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages.… 199 … translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page … 208 … translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 1G pages.… [all …]
|
/linux/tools/perf/pmu-events/arch/x86/icelakex/ |
H A D | other.json | 103 …Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.", 113 …ounts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM at… 123 …ounts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on… 143 "BriefDescription": "Counts demand data reads that were supplied by DRAM.", 153 …"BriefDescription": "Counts demand data reads that were supplied by DRAM attached to this socket, … 163 …"BriefDescription": "Counts demand data reads that were supplied by PMM attached to this socket, u… 173 "BriefDescription": "Counts demand data reads that were supplied by PMM.", 183 …"BriefDescription": "Counts demand data reads that were supplied by DRAM attached to another socke… 193 …"BriefDescription": "Counts demand data reads that were supplied by PMM attached to another socket… 203 …"BriefDescription": "Counts demand data reads that were supplied by DRAM on a distant memory contr… [all …]
|
H A D | memory.json | 125 …ounts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the… 135 …ounts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the… 145 …"BriefDescription": "Counts demand data reads that were not supplied by the local socket's L1, L2,… 155 …"BriefDescription": "Counts demand data reads that were not supplied by the local socket's L1, L2,… 165 …requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the… 175 … for exclusive ownership (PREFETCHW) that were not supplied by the local socket's L1, L2, or L3 ca… 185 …a cache prefetch requests and software prefetches (except PREFETCHW) that were not supplied by the… 195 …a cache prefetch requests and software prefetches (except PREFETCHW) that were not supplied by the… 215 …"BriefDescription": "Counts hardware prefetches to the L3 only that were not supplied by the local… 225 …"BriefDescription": "Counts full cacheline writes (ItoM) that were not supplied by the local socke… [all …]
|
/linux/Documentation/userspace-api/media/v4l/ |
H A D | hist-v4l2.rst | 29 aliases ``O_NONCAP`` and ``O_NOIO`` were defined. Applications can set 40 struct ``video_standard`` and the color subcarrier fields were 59 module. The ``YUV422`` and ``YUV411`` planar image formats were added. 62 output devices were added. 110 Version 0.20 introduced a number of changes which were *not backward 115 1. Some typos in ``V4L2_FMT_FLAG`` symbols were fixed. struct v4l2_clip 137 4. All the different get- and set-format commands were swept into one 152 ``VIDIOC_S_PARM`` ioctls were merged with ``VIDIOC_G_OUTPARM`` and 159 6. Control enumeration was simplified, and two new control flags were 188 cause errors if it were being used for timestamping a multimedia [all …]
|
/linux/tools/perf/pmu-events/arch/x86/sapphirerapids/ |
H A D | other.json | 29 …Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.", 39 …ounts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM at… 49 …ounts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on… 69 "BriefDescription": "Counts demand data reads that were supplied by DRAM.", 79 …"BriefDescription": "Counts demand data reads that were supplied by DRAM attached to this socket, … 89 …"BriefDescription": "Counts demand data reads that were supplied by PMM attached to this socket, w… 99 "BriefDescription": "Counts demand data reads that were supplied by PMM.", 109 …"BriefDescription": "Counts demand data reads that were supplied by DRAM attached to another socke… 119 …"BriefDescription": "Counts demand data reads that were supplied by PMM attached to another socket… 129 …"BriefDescription": "Counts demand data reads that were supplied by DRAM on a distant memory contr… [all …]
|
H A D | cache.json | 117 …Description": "Counts all requests that were hit or true misses in L2 cache. True-miss excludes mi… 126 …ny type with true-miss in the L2 cache. True-miss excludes L2 misses that were merged with ongoing… 144 …e. These requests may hit or miss L2 cache. True-miss exclude misses that were merged with ongoing… 215 …d requests with true-miss in the L2 cache. True-miss excludes misses that were merged with ongoing… 232 …ny type with true-miss in the L2 cache. True-miss excludes L2 misses that were merged with ongoing… 241 …Description": "Counts all requests that were hit or true misses in L2 cache. True-miss excludes mi… 406 …"BriefDescription": "Retired load instructions whose data sources were HitM responses from shared … 412 …"PublicDescription": "Counts retired load instructions whose data sources were HitM responses from… 417 …"BriefDescription": "Retired load instructions whose data sources were L3 hit and cross-core snoop… 423 …"PublicDescription": "Counts the retired load instructions whose data sources were L3 hit and cros… [all …]
|
/linux/tools/perf/pmu-events/arch/x86/alderlaken/ |
H A D | adln-metrics.json | 88 …"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to… 96 …"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend … 103 …"PublicDescription": "Counts the total number of issue slots that were not consumed by the backend… 107 …"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend … 114 …were not consumed by the backend because allocation is stalled due to a mispredicted jump or a mac… 118 …"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due … 123 …"PublicDescription": "Counts the number of issue slots that were not delivered by the frontend due… 127 …"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to… 136 …"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due … 144 …"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due … [all …]
|
H A D | pipeline.json | 410 …"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend … 414 …were not consumed by the backend because allocation is stalled due to a mispredicted jump or a mac… 418 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 426 …"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend … 434 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 442 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 450 …"BriefDescription": "Counts the total number of issue slots every cycle that were not consumed by … 457 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 465 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 473 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… [all …]
|
/linux/tools/perf/pmu-events/arch/x86/sierraforest/ |
H A D | pipeline.json | 264 …"BriefDescription": "Counts the number of issue slots that were not consumed by the backend becaus… 268 …were not consumed by the backend because allocation is stalled due to a mispredicted jump or a mac… 272 …"BriefDescription": "Counts the number of issue slots that were not consumed by the backend becaus… 276 …were not consumed by the backend because allocation is stalled due to a mispredicted jump or a mac… 280 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 288 …"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend … 296 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 304 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 319 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 334 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… [all …]
|
H A D | srf-metrics.json | 261 …"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to… 269 …"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend … 275 …"PublicDescription": "Counts the total number of issue slots that were not consumed by the backend… 279 …"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend … 285 …were not consumed by the backend because allocation is stalled due to a mispredicted jump or a mac… 289 …"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due … 294 …"PublicDescription": "Counts the number of issue slots that were not delivered by the frontend due… 298 …"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to… 307 …"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due … 315 …"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due … [all …]
|
/linux/tools/perf/pmu-events/arch/x86/grandridge/ |
H A D | pipeline.json | 264 …"BriefDescription": "Counts the number of issue slots that were not consumed by the backend becaus… 268 …were not consumed by the backend because allocation is stalled due to a mispredicted jump or a mac… 272 …"BriefDescription": "Counts the number of issue slots that were not consumed by the backend becaus… 276 …were not consumed by the backend because allocation is stalled due to a mispredicted jump or a mac… 280 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 288 …"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend … 296 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 304 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 319 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… 334 …"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the ba… [all …]
|
H A D | grr-metrics.json | 189 …"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to… 197 …"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend … 203 …"PublicDescription": "Counts the total number of issue slots that were not consumed by the backend… 207 …"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend … 213 …were not consumed by the backend because allocation is stalled due to a mispredicted jump or a mac… 217 …"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due … 222 …"PublicDescription": "Counts the number of issue slots that were not delivered by the frontend due… 226 …"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to… 235 …"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due … 243 …"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due … [all …]
|
/linux/tools/perf/pmu-events/arch/x86/emeraldrapids/ |
H A D | other.json | 29 …Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.", 39 …ounts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM at… 49 …ounts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on… 69 "BriefDescription": "Counts demand data reads that were supplied by DRAM.", 79 …"BriefDescription": "Counts demand data reads that were supplied by DRAM attached to this socket, … 89 …"BriefDescription": "Counts demand data reads that were supplied by DRAM attached to another socke… 99 …"BriefDescription": "Counts demand data reads that were supplied by DRAM on a distant memory contr… 119 … requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.", 129 …requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM at… 139 …requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM on… [all …]
|
H A D | cache.json | 117 …Description": "Counts all requests that were hit or true misses in L2 cache. True-miss excludes mi… 126 …ny type with true-miss in the L2 cache. True-miss excludes L2 misses that were merged with ongoing… 144 …e. These requests may hit or miss L2 cache. True-miss exclude misses that were merged with ongoing… 215 …d requests with true-miss in the L2 cache. True-miss excludes misses that were merged with ongoing… 232 …ny type with true-miss in the L2 cache. True-miss excludes L2 misses that were merged with ongoing… 241 …Description": "Counts all requests that were hit or true misses in L2 cache. True-miss excludes mi… 406 …"BriefDescription": "Retired load instructions whose data sources were HitM responses from shared … 412 …"PublicDescription": "Counts retired load instructions whose data sources were HitM responses from… 417 …"BriefDescription": "Retired load instructions whose data sources were L3 hit and cross-core snoop… 423 …"PublicDescription": "Counts the retired load instructions whose data sources were L3 hit and cros… [all …]
|
/linux/Documentation/networking/device_drivers/ethernet/altera/ |
H A D | altera_tse.rst | 14 driver were built for a Cyclone(R) V SOC FPGA board, a Cyclone(R) V FPGA board, 26 Quartus toolchain. Quartus 13.1 and 14.0 were used to build the design that 201 statistic is a count of the number of packets received that were not addressed 205 statistic is a count of the number of packets received that were addressed to 209 statistic is a count of the number of packets received that were addressed to 218 statistic counts the number of packets transmitted that were not addressed to 222 statistic counts the number of packets transmitted that were addressed to a 226 statistic counts the number of packets transmitted that were addressed to a 250 This statistic counts the total number of packets received that were 64 octets 254 2819. This statistic counts the total number of packets received that were [all …]
|
/linux/Documentation/scheduler/ |
H A D | sched-nice-design.rst | 8 Nice levels were always pretty weak under Linux and people continuously 14 units were driven by the HZ tick, so the smallest timeslice was 1/HZ. 17 much stronger than they were before in 2.4 (and people were happy about 48 this was long ago when hardware was weaker and caches were smaller, and 49 people were running number crunching apps at nice +19.) 83 nice levels were not 'punchy enough', so lots of people had to resort to 104 levels were changed to be "multiplicative" (or exponential) - that way
|
/linux/tools/perf/pmu-events/arch/x86/goldmontplus/ |
H A D | virtual-memory.json | 7 …ng SW prefetches) whose address translations missed in all TLB levels and were mapped to 1GB pages… 16 …ng SW prefetches) whose address translations missed in all TLB levels and were mapped to 2M or 4M … 25 …ng SW prefetches) whose address translations missed in all TLB levels and were mapped to 4K pages.… 43 …ue to demand data stores whose address translations missed in the TLB and were mapped to 1GB pages… 52 …ue to demand data stores whose address translations missed in the TLB and were mapped to 2M or 4M … 61 …ue to demand data stores whose address translations missed in the TLB and were mapped to 4K pages.… 97 …e to instruction fetches whose address translations missed in the TLB and were mapped to 1GB pages… 106 …e to instruction fetches whose address translations missed in the TLB and were mapped to 2M or 4M … 115 …e to instruction fetches whose address translations missed in the TLB and were mapped to 4K pages.…
|