Home
last modified time | relevance | path

Searched +full:versal +full:- +full:net +full:- +full:ddrmc5 (Results 1 – 3 of 3) sorted by relevance

/linux/Documentation/devicetree/bindings/memory-controllers/
H A Dxlnx,versal-net-ddrmc5.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/memory-controllers/xlnx,versal-net-ddrmc5.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Xilinx Versal NET Memory Controller
10 - Shubhrajyoti Datta <shubhrajyoti.datta@amd.com>
14 compact and extended memory interfaces. Versal NET DDR memory controller
17 MMCM (Mixed-Mode Clock Manager) errors and General software errors.
21 const: xlnx,versal-net-ddrmc5
31 - compatible
[all …]
/linux/drivers/edac/
H A Dversalnet_edac.c1 // SPDX-License-Identifier: GPL-2.0
3 * AMD Versal NET memory controller driver
74 * struct ecc_error_info - ECC error log information.
122 * struct ecc_status - ECC status information to report.
136 * struct mc_priv - DDR memory controller private instance data.
227 p = &priv->stat; in get_ddr_info()
230 p->channel = 1; in get_ddr_info()
232 p->channel = 0; in get_ddr_info()
237 p->ceinfo[0].i = reglo | (u64)reghi << 32; in get_ddr_info()
239 p->ueinfo[0].i = reglo | (u64)reghi << 32; in get_ddr_info()
[all …]
/linux/
H A DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
35 F: drivers/net/ all files in and below drivers/net
36 F: drivers/net/* all files in drivers/net, but not below
37 F: */net/* all files in "any top level directory"/net
42 F: net/
43 X: net/ipv6/
[all …]