/linux/drivers/gpu/drm/msm/registers/adreno/ |
H A D | adreno_pm4.xml | 10 <value name="PS_DEALLOC" value="1" variants="A2XX-A6XX"/> 19 <value name="CACHE_FLUSH" value="6" variants="A2XX-A4XX"/> 20 <value name="VIZQUERY_START" value="7" variants="A2XX"/> 21 <value name="HLSQ_FLUSH" value="7" variants="A3XX-A4XX"/> 22 <value name="VIZQUERY_END" value="8" variants="A2XX"/> 23 <value name="SC_WAIT_WC" value="9" variants="A2XX"/> 24 <value name="WRITE_PRIMITIVE_COUNTS" value="9" variants="A6XX"/> 25 <value name="START_PRIMITIVE_CTRS" value="11" variants="A6XX"/> 26 <value name="STOP_PRIMITIVE_CTRS" value="12" variants="A6XX"/> 28 <value name="RST_PIX_CNT" value="13" variants="A2XX-A4XX"/> [all …]
|
H A D | a6xx.xml | 2226 <bitfield name="CP_IPC_INTR_0" pos="4" type="boolean" variants="A7XX-"/> 2227 <bitfield name="CP_IPC_INTR_1" pos="5" type="boolean" variants="A7XX-"/> 2237 <bitfield name="CP_RB" pos="15" type="boolean" variants="A6XX"/> 2239 <bitfield name="PM4CPINTERRUPT" pos="15" type="boolean" variants="A7XX-"/> 2240 <bitfield name="PM4CPINTERRUPTLPAC" pos="16" type="boolean" variants="A7XX-"/> 2244 <bitfield name="CP_CACHE_FLUSH_TS_LPAC" pos="21" type="boolean" variants="A7XX-"/> 2251 <bitfield name="TSBWRITEERROR" pos="28" type="boolean" variants="A7XX-"/> 2252 <bitfield name="SWFUSEVIOLATION" pos="29" type="boolean" variants="A7XX-"/> 2269 <bitfield name="CP_OPCODE_ERROR_LPAC" pos="8" type="boolean" variants="A7XX-"/> 2270 <bitfield name="CP_UCODE_ERROR_LPAC" pos="9" type="boolean" variants="A7XX-"/> [all …]
|
/linux/Documentation/scheduler/ |
H A D | completion.rst | 39 - the waiting part through a call to one of the variants of wait_for_completion(), 79 variants of wait_for_completion(), as it must be assured that memory de-allocation 125 To emphasise this again: in particular when using some of the waiting API variants 127 _killable() and _interruptible()) variants, the wait might complete 174 uninterruptible. wait_for_completion() and its variants are only safe 180 As all variants of wait_for_completion() can (obviously) block for a long 185 wait_for_completion*() variants available: 188 The below variants all return status and this status should be checked in 228 Further variants include _killable which uses TASK_KILLABLE as the 235 The _io variants wait_for_completion_io() behave the same as the non-_io [all …]
|
/linux/scripts/atomic/ |
H A D | atomics.tbl | 3 # Where meta contains a string of variants to generate. 4 # Upper-case implies _{acquire,release,relaxed} variants. 9 # * R - return: returns base type (has _return variants) 10 # * F/f - fetch: returns base type (has fetch_ variants)
|
/linux/drivers/soc/renesas/ |
H A D | Kconfig | 356 This enables support for the Renesas RZ/G2UL SoC variants. 363 This enables support for the Renesas RZ/G2L SoC variants. 370 This enables support for the Renesas RZ/V2L SoC variants. 378 This enables support for the Renesas RZ/G3S SoC variants. 394 This enables support for the Renesas RZ/G3E SoC variants. 401 This enables support for the Renesas RZ/V2N SoC variants. 409 This enables support for the Renesas RZ/V2H(P) SoC variants.
|
/linux/drivers/gpu/drm/msm/registers/ |
H A D | gen_header.py | 434 # specifies all possible hw variants: 436 # Regs that have multiple variants.. we only generated the C++ 444 self.variants = set() 503 if not "variants" in attrs: 505 variant = attrs["variants"].split(",")[0] 516 # TODO this should really handle *all* variants, including dealing 526 # All variants must be same size: 539 self.variants.add(reg.domain) 719 variants = self.variant_regs.get(reg.name) 720 if variants: [all …]
|
H A D | rules-fd.xsd | 121 <attribute name="variants" type="string" use="optional" /> 141 <attribute name="variants" type="string" use="optional" /> 155 <attribute name="variants" type="string" use="optional" /> 176 <attribute name="variants" type="string" use="optional" /> 217 <attribute name="variants" type="string" use="optional" /> 248 <attribute name="variants" type="string" use="optional" />
|
/linux/include/linux/platform_data/ |
H A D | tmio.h | 30 * we don't have documentation for old variants, so we enable only known good 31 * variants with this flag. Can be removed once all variants are known good.
|
/linux/arch/arm/mach-bcm/ |
H A D | Kconfig | 36 which includes the following variants: 46 which includes the following variants: 110 variants. 118 BCM21663 and BCM21664 variants.
|
/linux/include/linux/ |
H A D | atomic.h | 11 * Relaxed variants of xchg, cmpxchg and some atomic operations. 13 * We support four variants: 35 * The idea here is to build acquire/release variants by adding explicit
|
/linux/arch/arm/mach-pxa/ |
H A D | Kconfig | 124 Select code specific to PXA21x/25x/26x variants 130 Select code specific to PXA27x variants 136 Select code specific to PXA3xx variants
|
/linux/tools/testing/selftests/bpf/prog_tests/ |
H A D | libbpf_str.c | 18 * Test case to check that all bpf_attach_type variants are covered by 63 * Test case to check that all bpf_link_type variants are covered by 108 * Test case to check that all bpf_map_type variants are covered by 165 * Test case to check that all bpf_prog_type variants are covered by
|
/linux/include/linux/mtd/ |
H A D | spinand.h | 301 * There are 3 possible variants: 360 * struct spinand_op_variants - SPI NAND operation variants 361 * @ops: the list of variants for a given operation 362 * @nops: the number of variants 364 * Some operations like read-from-cache/write-to-cache have several variants 366 * cycles. This structure is a way to describe the different variants supported 481 * @op_variants: operations variants 482 * @op_variants.read_cache: variants of the read-cache operation 483 * @op_variants.write_cache: variants of the write-cache operation 484 * @op_variants.update_cache: variants of the update-cache operation
|
/linux/Documentation/fb/ |
H A D | s3fb.rst | 10 S3 Trio64 (and variants V+, UV+, V2/DX, V2/GX) 11 S3 Virge (and variants VX, DX, GX and GX2+) 26 * 4 bpp pseudocolor modes (with 18bit palette, two variants)
|
/linux/Documentation/core-api/ |
H A D | timekeeping.rst | 12 The recommended simplest form returns an opaque ktime_t, with variants 62 For all of the above, there are variants that return the time in a 100 Some additional variants exist for more specialized cases: 138 These variants are safe to call from any context, including from
|
H A D | asm-annotations.rst | 112 architecture specific ``__ALIGN`` bytes. There are also ``_NOALIGN`` variants 149 one. ``_NOALIGN`` variants exist too. The use is the same as for the ``FUNC`` 194 * ``SYM_DATA`` and ``SYM_DATA_LOCAL`` are variants for simple, mostly one-line 211 symbol marked by them. They are used either in ``_LABEL`` variants of the
|
/linux/include/linux/mfd/ |
H A D | adp5585.h | 113 * 10. Some variants of the ADP5585 don't support "GPIO 6/R5". As the driver 114 * uses identical GPIO numbering for all variants to avoid confusion, GPIO 5 is 115 * marked as reserved in the device tree for variants that don't support it.
|
H A D | stmpe.h | 52 * For registers whose locations differ on variants, the correct address is 115 * different variants. Indexed by one of STMPE_IDX_*. 117 * @num_gpios: number of gpios, differs for variants
|
/linux/Documentation/arch/x86/ |
H A D | mds.rst | 10 on internal buffers in Intel CPUs. The variants are: 73 All variants have the same mitigation strategy at least for the single CPU 182 and not by any other MDS variant. The other MDS variants cannot be 184 the Load Ports are shared. So on CPUs affected by other variants, the 203 The mitigation is hooked into all variants of halt()/mwait(), but does
|
/linux/Documentation/devicetree/bindings/arm/ |
H A D | arm,versatile.yaml | 13 The ARM Versatile boards are two variants of ARM926EJ-S evaluation boards 19 variants.
|
/linux/Documentation/driver-api/ |
H A D | vfio-pci-device-specific-driver-acceptance.rst | 3 Acceptance criteria for vfio-pci device specific driver variants 19 variants may interact with parent devices (ex. SR-IOV PF in support of
|
/linux/Documentation/admin-guide/hw-vuln/ |
H A D | mds.rst | 26 Not all processors are affected by all variants of MDS, but the mitigation 153 other variants cannot be protected against cross Hyper-Thread attacks. 211 cross Hyper-Threads when entering idle states. Some XEON PHI variants allow 216 XEON PHI is not affected by the other MDS variants and MSBDS is mitigated 225 All MDS variants except MSBDS can be attacked cross Hyper-Threads. That
|
/linux/drivers/iio/pressure/ |
H A D | abp060mg.c | 39 /* mbar & kPa variants */ 62 /* psi variants (1 psi ~ 6895 Pa) */ 210 /* mbar & kPa variants (abp060m [60 mbar] == abp006k [6 kPa]) */ 235 /* psi variants */
|
/linux/drivers/rtc/ |
H A D | rtc-pl031.c | 36 /* ST variants have additional timer functionality */ 51 #define RTC_BIT_PI (1 << 1) /* Periodic interrupt bit. ST variants only. */ 329 /* Enable the clockwatch on ST Variants */ in pl031_probe() 337 * On ST PL031 variants, the RTC reset value does not provide correct in pl031_probe() 441 /* ST Micro variants */
|
/linux/Documentation/bpf/ |
H A D | map_hash.rst | 6 BPF_MAP_TYPE_HASH, with PERCPU and LRU Variants 28 variants add LRU semantics to their respective hash tables. An LRU hash 227 ``BPF_MAP_TYPE_LRU_HASH`` and variants 254 variants. See the dot file source for kernel function name code references.
|