Home
last modified time | relevance | path

Searched +full:valid +full:- +full:sources (Results 1 – 25 of 344) sorted by relevance

12345678910>>...14

/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Darm,vic.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/arm,vic.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Rob Herring <robh@kernel.org>
15 be nested or have the outputs wire-OR'd together.
18 - $ref: /schemas/interrupt-controller.yaml#
23 - arm,pl190-vic
24 - arm,pl192-vic
25 - arm,versatile-vic
[all …]
H A Dbrcm,bcm2835-armctrl-ic.yaml2 ---
3 $id: http://devicetree.org/schemas/interrupt-controller/brcm,bcm2835-armctrl-ic.yaml#
4 $schema: http://devicetree.org/meta-schemas/core.yaml#
9 - Florian Fainelli <florian.fainelli@broadcom.com>
10 - Raspberry Pi Kernel Maintenance <kernel-list@raspberrypi.com>
13 The BCM2835 contains a custom top-level interrupt controller, which supports
14 72 interrupt sources using a 2-level register scheme. The interrupt
19 but the per-CPU interrupt controller is the root, and an interrupt there
22 The interrupt sources are as follows:
62 27: DMA11-14 - shared interrupt for DMA 11 to 14
[all …]
/linux/Documentation/devicetree/bindings/misc/
H A Daspeed,ast2400-cvic.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/misc/aspeed,ast2400-cvic.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andrew Jeffery <andrew@codeconstruct.com.au>
16 somewhat shares some of the same sources as the main ARM interrupt controller
24 - enum:
25 - aspeed,ast2400-cvic
26 - aspeed,ast2500-cvic
27 - const: aspeed,cvic
[all …]
/linux/Documentation/devicetree/bindings/leds/
H A Dleds-bcm6328.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/leds/leds-bcm6328.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Álvaro Fernández Rojas <noltari@gmail.com>
17 as spi-gpio. See
21 exporting the 74x164 as spi-gpio prevents those LEDs to be hardware
29 explained later in brcm,link-signal-sources). Even if a LED is hardware
34 Each LED is represented as a sub-node of the brcm,bcm6328-leds device.
38 const: brcm,bcm6328-leds
[all …]
H A Dmaxim,max77693.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <krzk@kernel.org>
16 There are two LED outputs available - FLED1 and FLED2. Each of them can
26 const: maxim,max77693-led
28 maxim,boost-mode:
33 case both current sources are used.
34 See LEDS_BOOST_* in include/dt-bindings/leds/common.h.
38 maxim,boost-mvout:
[all …]
/linux/include/linux/platform_data/
H A Dad7793.h1 /* SPDX-License-Identifier: GPL-2.0-only */
11 * enum ad7793_clock_source - AD7793 clock source selection
25 * enum ad7793_bias_voltage - AD7793 bias voltage selection
27 * @AD7793_BIAS_VOLTAGE_AIN1: Bias voltage connected to AIN1(-).
28 * @AD7793_BIAS_VOLTAGE_AIN2: Bias voltage connected to AIN2(-).
29 * @AD7793_BIAS_VOLTAGE_AIN3: Bias voltage connected to AIN3(-).
30 * Only valid for AD7795/AD7796.
40 * enum ad7793_refsel - AD7793 reference voltage selection
42 * and REFIN1(-).
44 * and REFIN1(-). Only valid for AD7795/AD7796.
[all …]
/linux/drivers/comedi/drivers/
H A Damplc_dio200.c1 // SPDX-License-Identifier: GPL-2.0+
7 * Copyright (C) 2005-2013 MEV Ltd. <https://www.mev.co.uk/>
9 * COMEDI - Linux Control and Measurement Device Interface
24 * [0] - I/O port base address
25 * [1] - IRQ (optional, but commands won't work without it)
32 * ------------- ------------- -------------
34 * 0 PPI-X PPI-X PPI-X
35 * 1 CTR-Y1 PPI-Y PPI-Y
36 * 2 CTR-Y2 CTR-Z1* CTR-Z1
37 * 3 CTR-Z1 INTERRUPT* CTR-Z2
[all …]
H A Dni_routes.h1 /* SPDX-License-Identifier: GPL-2.0+ */
6 * COMEDI - Linux Control and Measurement Device Interface
33 * struct ni_route_set - Set of destinations with a common source.
34 * @dest: Destination of all sources in this route set.
35 * @n_src: Number of sources for this route set.
36 * @src: List of sources that all map to the same destination.
45 * struct ni_device_routes - List of all src->dest sets for a particular device.
46 * @device: Name of board/device (e.g. pxi-6733).
47 * @n_route_sets: Number of route sets that are valid for this device.
48 * @routes: List of route sets that are valid for this device.
[all …]
H A Damplc_dio200_pci.c1 // SPDX-License-Identifier: GPL-2.0+
6 * Copyright (C) 2005-2013 MEV Ltd. <https://www.mev.co.uk/>
8 * COMEDI - Linux Control and Measurement Device Interface
30 * ------------- ------------- -------------
32 * 0 PPI-X PPI-X PPI-X
33 * 1 PPI-Y UNUSED UNUSED
34 * 2 CTR-Z1 PPI-Y UNUSED
35 * 3 CTR-Z2 UNUSED UNUSED
36 * 4 INTERRUPT CTR-Z1 CTR-Z1
37 * 5 CTR-Z2 CTR-Z2
[all …]
H A Damplc_dio200_common.c1 // SPDX-License-Identifier: GPL-2.0+
7 * Copyright (C) 2005-2013 MEV Ltd. <https://www.mev.co.uk/>
9 * COMEDI - Linux Control and Measurement Device Interface
37 * 'which' is: 0 for CTR-X1, CTR-Y1, CTR-Z1; 1 for CTR-X2, CTR-Y2 or CTR-Z2.
49 * Periods of the internal clock sources in nanoseconds.
58 /* clock sources 12 and later reserved for enhanced boards */
69 * Periods of the timestamp timer clock sources in nanoseconds.
94 if (dev->mmio) in dio200___read8()
95 return readb(dev->mmio + offset); in dio200___read8()
96 return inb(dev->iobase + offset); in dio200___read8()
[all …]
H A Daddi_apci_2032.c1 // SPDX-License-Identifier: GPL-2.0+
4 * Copyright (C) 2004,2005 ADDI-DATA GmbH for the source code of this module.
7 * ADDI-DATA GmbH
9 * D-77833 Ottersweier
10 * Tel: +19(0)7223/9493-0
11 * Fax: +49(0)7223/9493-92
12 * http://www.addi-data.com
13 * info@addi-data.com
48 s->state = inl(dev->iobase + APCI2032_DO_REG); in apci2032_do_insn_bits()
51 outl(s->state, dev->iobase + APCI2032_DO_REG); in apci2032_do_insn_bits()
[all …]
H A Dni_tiocmd.c1 // SPDX-License-Identifier: GPL-2.0+
11 * Author: J.P. Mellor <jpmellor@rose-hulman.edu>,
19 * This module is not used directly by end-users. Rather, it
26 * DAQ 660x Register-Level Programmer Manual (NI 370505A-01)
27 * DAQ 6601/6602 User Manual (NI 322137B-01)
28 * 340934b.pdf DAQ-STC reference manual
41 struct ni_gpct_device *counter_dev = counter->counter_dev; in ni_tio_configure_dma()
42 unsigned int cidx = counter->counter_index; in ni_tio_configure_dma()
57 switch (counter_dev->variant) { in ni_tio_configure_dma()
78 struct ni_gpct *counter = s->private; in ni_tio_input_inttrig()
[all …]
/linux/Documentation/devicetree/bindings/arm/omap/
H A Dcrossbar.txt4 time, so they have to be muxed to the irq-controller appropriately.
10 - compatible : Should be "ti,irq-crossbar"
11 - reg: Base address and the size of the crossbar registers.
12 - interrupt-controller: indicates that this block is an interrupt controller.
13 - ti,max-irqs: Total number of irqs available at the parent interrupt controller.
14 - ti,max-crossbar-sources: Maximum number of crossbar sources that can be routed.
15 - ti,reg-size: Size of a individual register in bytes. Every individual
16 register is assumed to be of same size. Valid sizes are 1, 2, 4.
17 - ti,irqs-reserved: List of the reserved irq lines that are not muxed using
23 - ti,irqs-skip: This is similar to "ti,irqs-reserved", but these are for
[all …]
/linux/tools/perf/pmu-events/arch/x86/ivybridge/
H A Dcache.json77 …on": "Count the number of modified Lines evicted from L1 and missed L2. (Non-rejected WBs from the…
374 "BriefDescription": "Core-originated cacheable demand requests missed LLC",
383 "BriefDescription": "Core-originated cacheable demand requests that refer to LLC",
392 …"BriefDescription": "Retired load uops which data sources were LLC and cross-core snoop hits in on
401 … "BriefDescription": "Retired load uops which data sources were HitM responses from shared LLC.",
410 …BriefDescription": "Retired load uops which data sources were LLC hit and cross-core snoop missed …
419 …"BriefDescription": "Retired load uops which data sources were hits in LLC without snoops required…
428 …"BriefDescription": "Retired load uops which data sources missed LLC but serviced from local dram.…
432 …"PublicDescription": "Retired load uops whose data source was local memory (cross-socket snoop not…
437 …"BriefDescription": "Retired load uops which data sources were load uops missed L1 but hit FB due …
[all …]
/linux/Documentation/timers/
H A Dtimekeeping.rst2 Clock sources, Clock events, sched_clock() and delay timers
10 If you grep through the kernel source you will find a number of architecture-
11 specific implementations of clock sources, clockevents and several likewise
12 architecture-specific overrides of the sched_clock() function and some
17 on this timeline, providing facilities such as high-resolution timers.
22 Clock sources
23 -------------
31 n bits which count from 0 to (2^n)-1 and then wraps around to 0 and start over.
36 shall be as stable and correct as possible as compared to a real-world wall
46 When the wall-clock accuracy of the clock source isn't satisfactory, there
[all …]
/linux/tools/perf/pmu-events/arch/x86/ivytown/
H A Dcache.json77 …on": "Count the number of modified Lines evicted from L1 and missed L2. (Non-rejected WBs from the…
374 "BriefDescription": "Core-originated cacheable demand requests missed LLC",
383 "BriefDescription": "Core-originated cacheable demand requests that refer to LLC",
392 …"BriefDescription": "Retired load uops which data sources were LLC and cross-core snoop hits in on
401 … "BriefDescription": "Retired load uops which data sources were HitM responses from shared LLC.",
410 …BriefDescription": "Retired load uops which data sources were LLC hit and cross-core snoop missed …
419 …"BriefDescription": "Retired load uops which data sources were hits in LLC without snoops required…
460 …"BriefDescription": "Retired load uops which data sources were load uops missed L1 but hit FB due …
469 "BriefDescription": "Retired load uops with L1 cache hits as data sources.",
478 "BriefDescription": "Retired load uops which data sources following L1 data-cache miss.",
[all …]
/linux/drivers/rtc/
H A Drtc-imxdi.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2008-2009 Freescale Semiconductor, Inc. All Rights Reserved.
8 * This driver uses the 47-bit 32 kHz counter in the Freescale DryIce block
10 * Since the RTC framework performs API locking via rtc->ops_lock the
41 #define DCAMR_UNSET 0xFFFFFFFF /* doomsday - 1 sec */
44 #define DCR_TDCHL (1 << 30) /* Tamper-detect configuration hard lock */
45 #define DCR_TDCSL (1 << 29) /* Tamper-detect configuration soft lock */
46 #define DCR_KSSL (1 << 27) /* Key-select soft lock */
47 #define DCR_MCHL (1 << 20) /* Monotonic-counter hard lock */
48 #define DCR_MCSL (1 << 19) /* Monotonic-counter soft lock */
[all …]
/linux/arch/powerpc/kvm/
H A Dbook3s_xive.h1 /* SPDX-License-Identifier: GPL-2.0-only */
24 * pass-through but it's easier to keep around as the same
25 * guest interrupt can alternatively be emulated or pass-through
33 bool valid; /* Interrupt entry is valid */ member
38 u32 pt_number; /* XIVE Pass-through number if any */
39 struct xive_irq_data *pt_data; /* XIVE Pass-through associated data */
53 bool lsi; /* level-sensitive interrupt */
71 if (state->pt_number) { in kvmppc_xive_select_irq()
73 *out_hw_irq = state->pt_number; in kvmppc_xive_select_irq()
75 *out_xd = state->pt_data; in kvmppc_xive_select_irq()
[all …]
/linux/tools/perf/pmu-events/arch/x86/jaketown/
H A Dcache.json113 …on": "Count the number of modified Lines evicted from L1 and missed L2. (Non-rejected WBs from the…
386 "BriefDescription": "Core-originated cacheable demand requests missed LLC.",
394 "BriefDescription": "Core-originated cacheable demand requests that refer to LLC.",
402 …"BriefDescription": "Retired load uops which data sources were LLC and cross-core snoop hits in on
406-level cache (L3) and were found in a non-modified state in a neighboring core's private cache (sa…
411 … "BriefDescription": "Retired load uops which data sources were HitM responses from shared LLC.",
415 …his event counts retired load uops that hit in the last-level cache (L3) and were found in a non-m…
420 …BriefDescription": "Retired load uops which data sources were LLC hit and cross-core snoop missed …
428 …"BriefDescription": "Retired load uops which data sources were hits in LLC without snoops required…
452 …"BriefDescription": "Retired load uops which data sources were load uops missed L1 but hit FB due …
[all …]
/linux/drivers/irqchip/
H A Dirq-vic.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright (C) 1999 - 2003 ARM Limited
23 #include <linux/irqchip/arm-vic.h>
49 * struct vic_device - VIC PM device
52 * @valid_sources: A bitmask of valid interrupts
82 * vic_init2 - common initialisation code
103 void __iomem *base = vic->base; in resume_one_vic()
107 /* re-initialise static settings */ in resume_one_vic()
110 writel(vic->int_select, base + VIC_INT_SELECT); in resume_one_vic()
111 writel(vic->protect, base + VIC_PROTECT); in resume_one_vic()
[all …]
/linux/drivers/leds/trigger/
H A Dledtrig-gpio.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * ledtrig-gio.c - LED Trigger Based on GPIO events
30 tmp = gpiod_get_value_cansleep(gpio_data->gpiod); in gpio_trig_irq()
32 if (gpio_data->desired_brightness) in gpio_trig_irq()
33 led_set_brightness_nosleep(gpio_data->led, in gpio_trig_irq()
34 gpio_data->desired_brightness); in gpio_trig_irq()
36 led_set_brightness_nosleep(gpio_data->led, LED_FULL); in gpio_trig_irq()
38 led_set_brightness_nosleep(gpio_data->led, LED_OFF); in gpio_trig_irq()
49 return sysfs_emit(buf, "%u\n", gpio_data->desired_brightness); in desired_brightness_show()
63 gpio_data->desired_brightness = desired_brightness; in desired_brightness_store()
[all …]
/linux/tools/perf/pmu-events/arch/x86/sandybridge/
H A Dcache.json113 …on": "Count the number of modified Lines evicted from L1 and missed L2. (Non-rejected WBs from the…
386 "BriefDescription": "Core-originated cacheable demand requests missed LLC.",
394 "BriefDescription": "Core-originated cacheable demand requests that refer to LLC.",
402 …ion": "Retired load uops which data sources were LLC and cross-core snoop hits in on-pkg core cach…
407-level cache (L3) and were found in a non-modified state in a neighboring core's private cache (sa…
412 …efDescription": "Retired load uops which data sources were HitM responses from shared LLC. (Precis…
417-level cache (L3) and were found in a non-modified state in a neighboring core's private cache (sa…
422 …": "Retired load uops which data sources were LLC hit and cross-core snoop missed in on-pkg core c…
431 …escription": "Retired load uops which data sources were hits in LLC without snoops required. (Prec…
440 … uops with unknown information as data source in cache serviced the load. (Precise Event - PEBS).",
[all …]
/linux/Documentation/devicetree/bindings/clock/ti/davinci/
H A Dpll.txt8 - compatible: shall be one of:
9 - "ti,da850-pll0" for PLL0 on DA850/OMAP-L138/AM18XX
10 - "ti,da850-pll1" for PLL1 on DA850/OMAP-L138/AM18XX
11 - reg: physical base address and size of the controller's register area.
12 - clocks: phandles corresponding to the clock names
13 - clock-names: names of the clock sources - depends on compatible string
14 - for "ti,da850-pll0", shall be "clksrc", "extclksrc"
15 - for "ti,da850-pll1", shall be "clksrc"
18 - ti,clkmode-square-wave: Indicates that the board is supplying a square
20 This property is only valid when compatible = "ti,da850-pll0".
[all …]
/linux/drivers/dma/ioat/
H A Dprep.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * Copyright(c) 2004 - 2015 Intel Corporation.
10 #include <linux/dma-mapping.h>
36 raw->field[xor_idx_to_field[idx]] = addr + offset; in xor_set_src()
43 return raw->field[pq_idx_to_field[idx]]; in pq_get_src()
50 return raw->field[pq16_idx_to_field[idx]]; in pq16_get_src()
59 raw->field[pq_idx_to_field[idx]] = addr + offset; in pq_set_src()
60 pq->coef[idx] = coef; in pq_set_src()
71 raw->field[pq16_idx_to_field[idx]] = addr + offset; in pq16_set_src()
74 pq->coef[idx] = coef; in pq16_set_src()
[all …]
/linux/drivers/net/wireless/ath/ath5k/
H A Ddesc.h2 * Copyright (c) 2004-2008 Reyk Floeter <reyk@openbsd.org>
3 * Copyright (c) 2006-2008 Nick Kossifidis <mickflemm@gmail.com>
24 * struct ath5k_hw_rx_ctl - Common hardware RX control descriptor
38 * struct ath5k_hw_rx_status - Common hardware RX status descriptor
69 #define AR5K_5210_RX_DESC_STATUS1_KEY_INDEX_VALID 0x00000100 /* key index valid */
95 #define AR5K_5212_RX_DESC_STATUS1_KEY_INDEX_VALID 0x00000100 /* key index valid */
101 …_RX_DESC_STATUS1_PHY_ERROR_CODE 0x0000ff00 /* phy error code overlays key index and valid fields */
105 * enum ath5k_phy_error_code - PHY Error codes
151 * struct ath5k_hw_2w_tx_ctl - 5210/5211 hardware 2-word TX control descriptor
168 #define AR5K_2W_TX_DESC_CTL0_VEOL_5211 0x00800000 /* [5211] virtual end-of-list */
[all …]

12345678910>>...14