Home
last modified time | relevance | path

Searched full:usb3 (Results 1 – 25 of 378) sorted by relevance

12345678910>>...16

/linux/Documentation/devicetree/bindings/phy/
H A Dqcom,sc8280xp-qmp-usb43dp-phy.yaml7 title: Qualcomm QMP USB4-USB3-DP PHY controller (SC8280XP)
21 - qcom,eliza-qmp-usb3-dp-phy
22 - const: qcom,sm8650-qmp-usb3-dp-phy
25 - qcom,kaanapali-qmp-usb3-dp-phy
26 - const: qcom,sm8750-qmp-usb3-dp-phy
28 - qcom,glymur-qmp-usb3-dp-phy
29 - qcom,hawi-qmp-usb3-dp-phy
30 - qcom,sar2130p-qmp-usb3-dp-phy
31 - qcom,sc7180-qmp-usb3-dp-phy
32 - qcom,sc7280-qmp-usb3-dp-phy
[all …]
H A Dsocionext,uniphier-usb3ss-phy.yaml7 title: Socionext UniPhier USB3 Super-Speed (SS) PHY
11 USB3 controller implemented on Socionext UniPhier SoCs.
21 - socionext,uniphier-pro4-usb3-ssphy
22 - socionext,uniphier-pro5-usb3-ssphy
23 - socionext,uniphier-pxs2-usb3-ssphy
24 - socionext,uniphier-ld20-usb3-ssphy
25 - socionext,uniphier-pxs3-usb3-ssphy
26 - socionext,uniphier-nx1-usb3-ssphy
57 - socionext,uniphier-pro4-usb3-ssphy
58 - socionext,uniphier-pro5-usb3-ssphy
[all …]
H A Drenesas,usb3-phy.yaml4 $id: http://devicetree.org/schemas/phy/renesas,usb3-phy.yaml#
16 - renesas,r8a774a1-usb3-phy # RZ/G2M
17 - renesas,r8a774b1-usb3-phy # RZ/G2N
18 - renesas,r8a774e1-usb3-phy # RZ/G2H
19 - renesas,r8a7795-usb3-phy # R-Car H3
20 - renesas,r8a7796-usb3-phy # R-Car M3-W
21 - renesas,r8a77961-usb3-phy # R-Car M3-W+
22 - renesas,r8a77965-usb3-phy # R-Car M3-N
23 - const: renesas,rcar-gen3-usb3-phy
37 - const: usb3-if # The functional clock
[all …]
H A Dsocionext,uniphier-usb3hs-phy.yaml7 title: Socionext UniPhier USB3 High-Speed (HS) PHY
11 USB3 controller implemented on Socionext UniPhier SoCs.
21 - socionext,uniphier-pro5-usb3-hsphy
22 - socionext,uniphier-pxs2-usb3-hsphy
23 - socionext,uniphier-ld20-usb3-hsphy
24 - socionext,uniphier-pxs3-usb3-hsphy
25 - socionext,uniphier-nx1-usb3-hsphy
73 const: socionext,uniphier-pro5-usb3-hsphy
95 - socionext,uniphier-pxs2-usb3-hsphy
96 - socionext,uniphier-ld20-usb3-hsphy
[all …]
H A Dbcm-ns-usb3-phy.yaml4 $id: http://devicetree.org/schemas/phy/bcm-ns-usb3-phy.yaml#
23 - brcm,ns-ax-usb3-phy
24 - brcm,ns-bx-usb3-phy
30 usb3-dmp-syscon:
41 - usb3-dmp-syscon
52 usb3-phy@10 {
53 compatible = "brcm,ns-ax-usb3-phy";
55 usb3-dmp-syscon = <&usb3_dmp>;
H A Dqcom,qcs615-qmp-usb3dp-phy.yaml7 title: Qualcomm QMP USB3-DP PHY controller (DP, QCS615)
13 The QMP PHY controller supports physical layer functionality for both USB3
14 and DisplayPort over USB-C. While it enables mode switching between USB3 and
20 - qcom,qcs615-qmp-usb3-dp-phy
21 - qcom,shikra-qmp-usb3-dp-phy
107 - qcom,shikra-qmp-usb3-dp-phy
120 - qcom,qcs615-qmp-usb3-dp-phy
134 compatible = "qcom,qcs615-qmp-usb3-dp-phy";
H A Dnvidia,tegra210-xusb-padctl.yaml69 description: PCIe/USB3 PLL power supply. Must supply 1.05 V.
229 enum: [ pcie-x1, usb3-ss, pcie-x4 ]
241 enum: [ pcie-x1, usb3-ss, pcie-x4 ]
253 enum: [ pcie-x1, usb3-ss, pcie-x4 ]
265 enum: [ pcie-x1, usb3-ss, pcie-x4 ]
277 enum: [ pcie-x1, usb3-ss, pcie-x4 ]
289 enum: [ pcie-x1, usb3-ss, pcie-x4 ]
301 enum: [ pcie-x1, usb3-ss, pcie-x4 ]
337 enum: [ usb3-ss, sata ]
519 usb3-0:
[all …]
H A Dnvidia,tegra186-xusb-padctl.yaml176 usb3:
184 usb3-0:
196 usb3-1:
208 usb3-2:
350 usb3-0:
371 usb3-1:
392 usb3-2:
483 usb3 {
485 usb3-0 {
490 usb3-1 {
[all …]
H A Dallwinner,sun50i-h6-usb3-phy.yaml5 $id: http://devicetree.org/schemas/phy/allwinner,sun50i-h6-usb3-phy.yaml#
8 title: Allwinner H6 USB3 PHY
16 - allwinner,sun50i-h6-usb3-phy
44 compatible = "allwinner,sun50i-h6-usb3-phy";
/linux/Documentation/devicetree/bindings/regulator/
H A Dsocionext,uniphier-regulator.yaml10 This regulator controls VBUS and belongs to USB3 glue layer. Before using
17 # USB3 Controller
22 - socionext,uniphier-pro4-usb3-regulator
23 - socionext,uniphier-pro5-usb3-regulator
24 - socionext,uniphier-pxs2-usb3-regulator
25 - socionext,uniphier-ld20-usb3-regulator
26 - socionext,uniphier-pxs3-usb3-regulator
27 - socionext,uniphier-nx1-usb3-regulator
51 - socionext,uniphier-pro4-usb3-regulator
52 - socionext,uniphier-pro5-usb3-regulator
[all …]
/linux/Documentation/devicetree/bindings/reset/
H A Dsocionext,uniphier-glue-reset.yaml21 - socionext,uniphier-pro4-usb3-reset
22 - socionext,uniphier-pro5-usb3-reset
23 - socionext,uniphier-pxs2-usb3-reset
24 - socionext,uniphier-ld20-usb3-reset
25 - socionext,uniphier-pxs3-usb3-reset
26 - socionext,uniphier-nx1-usb3-reset
59 - socionext,uniphier-pro4-usb3-reset
60 - socionext,uniphier-pro5-usb3-reset
103 compatible = "socionext,uniphier-ld20-usb3-reset";
/linux/arch/arm64/boot/dts/nvidia/
H A Dtegra234-p3768-0000+p3767.dtsi83 usb3 {
85 usb3-0 {
90 usb3-1 {
122 usb3-0 {
128 usb3-1 {
139 <&{/bus@0/padctl@3520000/pads/usb3/lanes/usb3-1}>;
140 phy-names = "usb2-0", "usb3-0";
149 <&{/bus@0/padctl@3520000/pads/usb3/lanes/usb3-0}>,
150 <&{/bus@0/padctl@3520000/pads/usb3/lanes/usb3-1}>;
151 phy-names = "usb2-0", "usb2-1", "usb2-2", "usb3-0",
[all …]
/linux/Documentation/devicetree/bindings/usb/
H A Dnvidia,tegra194-xusb.yaml13 description: The Tegra xHCI controller supports both USB2 and USB3 interfaces
90 - usb3-0
91 - usb3-1
92 - usb3-2
93 - usb3-3
106 description: PCIe/USB3 analog logic power supply. Must supply 1.05 V.
109 description: High-voltage PCIe/USB3 power supply. Must supply 1.8 V.
121 description: PCIe/USB3 PLL power supply. Must supply 1.05 V.
174 phy-names = "usb2-0", "usb2-1", "usb2-3", "usb3-0", "usb3-2", "usb3-3";
H A Dfsl,imx8qm-cdns3.yaml15 const: fsl,imx8qm-usb3
19 - description: Register set for iMX USB3 Platform Control
32 - description: USB bus clock for usb3 controller.
35 - description: Core clock for usb3 controller.
52 $ref: cdns,usb3.yaml#
73 compatible = "fsl,imx8qm-usb3";
89 compatible = "cdns,usb3";
101 phy-names = "cdns3,usb3-phy";
H A Dnvidia,tegra186-xusb.yaml13 description: The Tegra xHCI controller supports both USB2 and USB3 interfaces
90 - usb3-0
91 - usb3-1
92 - usb3-2
105 description: PCIe/USB3 analog logic power supply. Must supply 1.05 V.
108 description: High-voltage PCIe/USB3 power supply. Must supply 1.8 V.
120 description: PCIe/USB3 PLL power supply. Must supply 1.05 V.
170 phy-names = "usb2-0", "usb2-1", "usb3-0";
H A Dnvidia,tegra124-xusb.yaml13 description: The Tegra xHCI controller supports both USB2 and USB3 interfaces
105 - usb3-0
106 - usb3-1
109 description: PCIe/USB3 analog logic power supply. Must supply 1.05 V.
112 description: PCIe/USB3 digital logic power supply. Must supply 1.05 V.
124 description: PCIe/USB3 PLL power supply. Must supply 1.05 V.
127 description: High-voltage PCIe/USB3 power supply. Must supply 3.3 V.
190 phy-names = "usb2-1", "usb2-2", "usb3-0";
H A Dnvidia,tegra234-xusb.yaml14 The Tegra xHCI controller supports both USB2 and USB3 interfaces exposed by
57 PMC wake-up 76 for USB3 port 0 wakeup
58 PMC wake-up 77 for USB3 port 1 wakeup
59 PMC wake-up 78 for USB3 port 2 and port 3 wakeup
120 - usb3-0
121 - usb3-1
122 - usb3-2
123 - usb3-3
/linux/fs/ufs/
H A Dutil.h33 struct ufs_super_block_third *usb3) in ufs_get_fs_state() argument
37 if (fs32_to_cpu(sb, usb3->fs_postblformat) == UFS_42POSTBLFMT) in ufs_get_fs_state()
41 return fs32_to_cpu(sb, usb3->fs_un2.fs_sun.fs_state); in ufs_get_fs_state()
46 return fs32_to_cpu(sb, usb3->fs_un2.fs_44.fs_state); in ufs_get_fs_state()
52 struct ufs_super_block_third *usb3, s32 value) in ufs_set_fs_state() argument
56 if (fs32_to_cpu(sb, usb3->fs_postblformat) == UFS_42POSTBLFMT) { in ufs_set_fs_state()
62 usb3->fs_un2.fs_sun.fs_state = cpu_to_fs32(sb, value); in ufs_set_fs_state()
68 usb3->fs_un2.fs_44.fs_state = cpu_to_fs32(sb, value); in ufs_set_fs_state()
75 struct ufs_super_block_third *usb3) in ufs_get_fs_npsect() argument
78 return fs32_to_cpu(sb, usb3->fs_un2.fs_sunx86.fs_npsect); in ufs_get_fs_npsect()
[all …]
/linux/drivers/phy/tegra/
H A Dxusb.c513 port = tegra_xusb_find_port(padctl, "usb3", index); in tegra_xusb_find_usb3_port()
960 static int tegra_xusb_usb3_port_parse_dt(struct tegra_xusb_usb3_port *usb3) in tegra_xusb_usb3_port_parse_dt() argument
962 struct tegra_xusb_port *port = &usb3->base; in tegra_xusb_usb3_port_parse_dt()
974 usb3->port = value; in tegra_xusb_usb3_port_parse_dt()
976 usb3->internal = of_property_read_bool(np, "nvidia,internal"); in tegra_xusb_usb3_port_parse_dt()
981 usb3->disable_gen2 = true; in tegra_xusb_usb3_port_parse_dt()
983 usb3->disable_gen2 = false; in tegra_xusb_usb3_port_parse_dt()
994 struct tegra_xusb_usb3_port *usb3; in tegra_xusb_add_usb3_port() local
1003 np = tegra_xusb_find_port_node(padctl, "usb3", index); in tegra_xusb_add_usb3_port()
1007 usb3 = kzalloc_obj(*usb3); in tegra_xusb_add_usb3_port()
[all …]
H A Dxusb-tegra186.c1113 struct tegra_xusb_usb3_lane *usb3; in tegra186_usb3_lane_probe() local
1116 usb3 = kzalloc_obj(*usb3); in tegra186_usb3_lane_probe()
1117 if (!usb3) in tegra186_usb3_lane_probe()
1120 INIT_LIST_HEAD(&usb3->base.list); in tegra186_usb3_lane_probe()
1121 usb3->base.soc = &pad->soc->lanes[index]; in tegra186_usb3_lane_probe()
1122 usb3->base.index = index; in tegra186_usb3_lane_probe()
1123 usb3->base.pad = pad; in tegra186_usb3_lane_probe()
1124 usb3->base.np = np; in tegra186_usb3_lane_probe()
1126 err = tegra_xusb_lane_parse_dt(&usb3->base, np); in tegra186_usb3_lane_probe()
1128 kfree(usb3); in tegra186_usb3_lane_probe()
[all …]
/linux/Documentation/devicetree/bindings/soc/socionext/
H A Dsocionext,uniphier-dwc3-glue.yaml7 title: Socionext UniPhier SoC DWC3 USB3.0 glue layer
13 DWC3 USB3.0 glue layer implemented on Socionext UniPhier SoCs is
15 USB3.0 component.
68 compatible = "socionext,uniphier-ld20-usb3-reset";
78 compatible = "socionext,uniphier-ld20-usb3-regulator";
87 compatible = "socionext,uniphier-ld20-usb3-hsphy";
97 compatible = "socionext,uniphier-ld20-usb3-ssphy";
/linux/arch/arm64/boot/dts/amlogic/
H A Dmeson-g12b-s922x-khadas-vim3.dts19 * The VIM3 on-board MCU can mux the PCIe/USB3.0 shared differential
21 * an USB3.0 Type A connector and a M.2 Key M slot.
23 * the USB3.0 controller and the PCIe Controller, thus only
25 * If the MCU is configured to mux the PCIe/USB3.0 differential lines
27 * USB3.0 from the USB Complex and enable the PCIe controller.
H A Dmeson-g12b-a311d-khadas-vim3.dts19 * The VIM3 on-board MCU can mux the PCIe/USB3.0 shared differential
21 * an USB3.0 Type A connector and a M.2 Key M slot.
23 * the USB3.0 controller and the PCIe Controller, thus only
25 * If the MCU is configured to mux the PCIe/USB3.0 differential lines
27 * USB3.0 from the USB Complex and enable the PCIe controller.
/linux/drivers/phy/socionext/
H A DKconfig17 of USB3 HS-PHY.
20 tristate "UniPhier USB3 PHY driver"
25 Enable this to support USB PHY implemented in USB3 controller
26 on UniPhier SoCs. This controller supports USB3.0 and lower speed.
/linux/Documentation/devicetree/bindings/soc/hisilicon/
H A Dhisilicon,hi3660-usb3-otg-bc.yaml4 $id: http://devicetree.org/schemas/soc/hisilicon/hisilicon,hi3660-usb3-otg-bc.yaml#
15 - const: hisilicon,hi3660-usb3-otg-bc
23 $ref: /schemas/phy/hisilicon,hi3660-usb3.yaml
36 compatible = "hisilicon,hi3660-usb3-otg-bc", "syscon", "simple-mfd";

12345678910>>...16