Searched +full:uniphier +full:- +full:uart (Results 1 – 12 of 12) sorted by relevance
/freebsd/sys/contrib/device-tree/Bindings/serial/ |
H A D | socionext,uniphier-uart.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/serial/socionext,uniphier-uart.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: UniPhier UART controller 10 - Masahiro Yamada <yamada.masahiro@socionext.com> 14 const: socionext,uniphier-uart 28 auto-flow-control: 33 - compatible 34 - reg [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/socionext/ |
H A D | uniphier-ld4.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 3 // Device Tree Source for UniPhier LD4 SoC 5 // Copyright (C) 2015-2016 Socionext Inc. 8 #include <dt-bindings/gpio/uniphier-gpio.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 compatible = "socionext,uniphier-ld4"; 13 #address-cells = <1>; 14 #size-cells = <1>; 17 #address-cells = <1>; 18 #size-cells = <0>; [all …]
|
H A D | uniphier-sld8.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 3 // Device Tree Source for UniPhier sLD8 SoC 5 // Copyright (C) 2015-2016 Socionext Inc. 8 #include <dt-bindings/gpio/uniphier-gpio.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 compatible = "socionext,uniphier-sld8"; 13 #address-cells = <1>; 14 #size-cells = <1>; 17 #address-cells = <1>; 18 #size-cells = <0>; [all …]
|
H A D | uniphier-pro4.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 3 // Device Tree Source for UniPhier Pro4 SoC 5 // Copyright (C) 2015-2016 Socionext Inc. 8 #include <dt-bindings/gpio/uniphier-gpio.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 compatible = "socionext,uniphier-pro4"; 13 #address-cells = <1>; 14 #size-cells = <1>; 17 #address-cells = <1>; 18 #size-cells = <0>; [all …]
|
H A D | uniphier-pro5.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 3 // Device Tree Source for UniPhier Pro5 SoC 5 // Copyright (C) 2015-2016 Socionext Inc. 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 compatible = "socionext,uniphier-pro5"; 12 #address-cells = <1>; 13 #size-cells = <1>; 16 #address-cells = <1>; 17 #size-cells = <0>; 21 compatible = "arm,cortex-a9"; [all …]
|
H A D | uniphier-pxs2.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 3 // Device Tree Source for UniPhier PXs2 SoC 5 // Copyright (C) 2015-2016 Socionext Inc. 8 #include <dt-bindings/gpio/uniphier-gpio.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/thermal/thermal.h> 13 compatible = "socionext,uniphier-pxs2"; 14 #address-cells = <1>; 15 #size-cells = <1>; 18 #address-cells = <1>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/socionext/ |
H A D | uniphier-ld11.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 3 // Device Tree Source for UniPhier LD11 SoC 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/gpio/uniphier-gpio.h> 10 #include <dt-bindings/interrupt-controlle [all...] |
H A D | uniphier-pxs3.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 3 // Device Tree Source for UniPhier PXs3 SoC 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/gpio/uniphier-gpio.h> 10 #include <dt-bindings/interrupt-controlle [all...] |
H A D | uniphier-ld20.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 3 // Device Tree Source for UniPhier LD20 SoC 5 // Copyright (C) 2015-2016 Socionext Inc. 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/gpio/uniphier-gpio.h> 10 #include <dt-binding [all...] |
H A D | uniphier-ld20-akebi96.dts | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 5 // Derived from uniphier-ld20-global.dts. 7 // Copyright (C) 2015-2017 Socionext Inc. 8 // Copyright (C) 2019-2020 Linaro Ltd. 10 /dts-v1/; 11 #include <dt-bindings/gpio/uniphier-gpio.h> 12 #include "uniphier-ld20.dtsi" 16 compatible = "socionext,uniphier-ld20-akebi96", 17 "socionext,uniphier-ld20"; 20 stdout-path = "serial0:115200n8"; [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/soc/socionext/ |
H A D | socionext,uniphier-perictrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/socionext/socionext,uniphier-perictrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier peripheral block controller 10 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 13 Peripheral block implemented on Socionext UniPhier SoCs is an integrated 14 component of the peripherals including UART, I2C/FI2C, and SCSSI. 20 - enum: 21 - socionext,uniphier-ld4-perictrl [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/bus/ |
H A D | socionext,uniphier-system-bus.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/bus/socionext,uniphier-system-bus.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: UniPhier System Bus 10 The UniPhier System Bus is an external bus that connects on-board devices to 11 the UniPhier SoC. It is a simple (semi-)parallel bus with address, data, and 16 within each bank to the CPU-viewed address. The needed setup includes the 21 - Masahiro Yamada <yamada.masahiro@socionext.com> 25 const: socionext,uniphier-system-bus [all …]
|