Home
last modified time | relevance | path

Searched full:uart1_cts (Results 1 – 25 of 31) sorted by relevance

12

/freebsd/sys/contrib/device-tree/Bindings/pinctrl/
H A Deswin,eic7700-pinctrl.yaml67 uart0_tx, uart0_rx, uart1_tx, uart1_rx, uart1_cts, uart1_rts,
152 pins = "uart1_cts", "uart1_rts";
H A Dmediatek,mt7622-pinctrl.yaml307 UART1_RXD, UART1_CTS, UART1_RTS, UART2_TXD, UART2_RXD,
H A Dmediatek,mt7986-pinctrl.yaml280 UART0_TXD, PCIE_PERESET_N, UART1_RXD, UART1_TXD, UART1_CTS,
H A Dpinctrl-mt7622.txt360 PIN 27: "UART1_CTS"
H A Dmediatek,mt7988-pinctrl.yaml404 UART1_RXD, UART1_TXD, UART1_CTS, UART1_RTS]
/freebsd/sys/contrib/device-tree/src/arm/ti/omap/
H A Domap3-zoom3.dts87 OMAP3_CORE1_IOPAD(0x2180, PIN_INPUT | MUX_MODE0) /* uart1_cts.uart1_cts */
H A Domap3-overo-alto35-common.dtsi57 OMAP3_CORE1_IOPAD(0x2180, PIN_OUTPUT | MUX_MODE4) /* uart1_cts.gpio_150 */
H A Domap3-lilly-a83x.dtsi83 OMAP3_CORE1_IOPAD(0x2180, PIN_INPUT | MUX_MODE0) /* uart1_cts.uart1_cts */
H A Domap5-board-common.dtsi263 OMAP5_IOPAD(0x0a0, PIN_OUTPUT | MUX_MODE0) /* uart1_tx.uart1_cts */
264 OMAP5_IOPAD(0x0a2, PIN_INPUT_PULLUP | MUX_MODE0) /* uart1_tx.uart1_cts */
H A Domap4-var-om44customboard.dtsi65 OMAP4_IOPAD(0x13c, PIN_INPUT_PULLUP | MUX_MODE1) /* mcspi1_cs2.uart1_cts */
H A Domap3-evm-processor-common.dtsi140 OMAP3_CORE1_IOPAD(0x2180, PIN_INPUT_PULLUP | MUX_MODE7) /* uart1_cts.gpio_150 */
H A Dmotorola-mapphone-common.dtsi300 /* 0x4a10013c mcspi1_cs2.uart1_cts ag23 */
/freebsd/sys/contrib/device-tree/src/arm/st/
H A Dstm32mp15xx-dhcom-drc02.dtsi128 * Note: PI3 is UART1_RTS and PI5 is UART1_CTS on DRC02 (uart4 of STM32MP1),
/freebsd/sys/contrib/device-tree/src/arm/hisilicon/
H A Dhi3620-hi4511.dts89 0x0f8 0x0 /* UART1_CTS & UART1_RTS (IOMG61) */
377 0x210 0 /* UART1_CTS (IOCFG140) */
387 0x210 0 /* UART1_CTS (IOCFG140) */
/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8mp-dhcom-drc02.dts244 * GPIO M is connected to UART1_CTS
H A Dimx95-phycore-fpsc.dtsi452 IMX95_PAD_GPIO_IO14__LPUART8_CTS_B 0x51e /* UART1_CTS */
H A Dimx8mp-phycore-fpsc.dtsi569 MX8MP_IOMUXC_SD1_RESET_B__UART3_DTE_CTS 0x140 /* UART1_CTS */
/freebsd/sys/contrib/device-tree/src/arm64/rockchip/
H A Dpx30-evb.dts615 pinctrl-0 = <&uart1_xfer &uart1_cts>;
H A Drk3326-odroid-go.dtsi544 pinctrl-0 = <&uart1_xfer &uart1_cts>;
H A Drk3308.dtsi324 pinctrl-0 = <&uart1_xfer &uart1_cts &uart1_rts>;
1907 uart1_cts: uart1-cts { label
H A Drk3328.dtsi388 pinctrl-0 = <&uart1_xfer &uart1_cts &uart1_rts>;
1364 uart1_cts: uart1-cts { label
/freebsd/sys/contrib/device-tree/src/arm/microchip/
H A Dat91rm9200.dtsi278 pinctrl_uart1_cts: uart1_cts-0 {
/freebsd/sys/contrib/device-tree/src/arm/rockchip/
H A Drk3066a.dtsi550 uart1_cts: uart1-cts { label
H A Drk3188.dtsi490 uart1_cts: uart1-cts { label
H A Drv1108.dtsi944 uart1_cts: uart1-cts { label

12