| /linux/drivers/net/ethernet/stmicro/stmmac/ |
| H A D | dwmac-s32.c | 37 struct clk *tx_clk; member
56 ret = clk_prepare_enable(gmac->tx_clk); in s32_gmac_init()
61 ret = clk_set_rate(gmac->tx_clk, GMAC_INTF_RATE_125M); in s32_gmac_init()
91 clk_disable_unprepare(gmac->tx_clk); in s32_gmac_init()
99 clk_disable_unprepare(gmac->tx_clk); in s32_gmac_exit()
134 gmac->tx_clk = devm_clk_get(&pdev->dev, "tx"); in s32_dwmac_probe()
135 if (IS_ERR(gmac->tx_clk)) in s32_dwmac_probe()
136 return dev_err_probe(dev, PTR_ERR(gmac->tx_clk), in s32_dwmac_probe()
158 plat->clk_tx_i = gmac->tx_clk; in s32_dwmac_probe()
|
| H A D | dwmac-meson8b.c | 385 /* enable TX_CLK and PHY_REF_CLK generator */ in meson8b_init_prg_eth()
|
| /linux/drivers/phy/starfive/ |
| H A D | phy-jh7110-dphy-rx.c | 66 struct clk *tx_clk; member
124 clk_set_rate(dphy->tx_clk, 19800000); in stf_dphy_power_on()
175 dphy->tx_clk = devm_clk_get(&pdev->dev, "tx"); in stf_dphy_probe()
176 if (IS_ERR(dphy->tx_clk)) in stf_dphy_probe()
177 return PTR_ERR(dphy->tx_clk); in stf_dphy_probe()
|
| /linux/Documentation/devicetree/bindings/net/ |
| H A D | qcom-emac.txt | 44 "mdio_clk", "tx_clk", "rx_clk", "sys_clk";
93 "mdio_clk", "tx_clk", "rx_clk", "sys_clk";
|
| H A D | intel,dwmac-plat.yaml | 42 - const: tx_clk
116 clock-names = "stmmaceth", "ptp_ref", "tx_clk";
|
| /linux/drivers/dma/xilinx/ |
| H A D | xilinx_dma.c | 480 struct clk **tx_clk, struct clk **txs_clk,
497 * @tx_clk: DMA mm2s clock
516 struct clk *tx_clk; member
2718 struct clk **tx_clk, struct clk **rx_clk, in axidma_clk_init() argument
2729 *tx_clk = devm_clk_get(&pdev->dev, "m_axi_mm2s_aclk"); in axidma_clk_init()
2730 if (IS_ERR(*tx_clk)) in axidma_clk_init()
2731 *tx_clk = NULL; in axidma_clk_init()
2747 err = clk_prepare_enable(*tx_clk); in axidma_clk_init()
2749 dev_err(&pdev->dev, "failed to enable tx_clk (%d)\n", err); in axidma_clk_init()
2770 clk_disable_unprepare(*tx_clk); in axidma_clk_init()
[all …]
|
| /linux/drivers/net/ethernet/cadence/ |
| H A D | macb_main.c | 520 if (!bp->tx_clk || (bp->caps & MACB_CAPS_CLK_HW_CHG)) in macb_set_tx_clk()
531 rate_rounded = clk_round_rate(bp->tx_clk, rate); in macb_set_tx_clk()
545 if (clk_set_rate(bp->tx_clk, rate_rounded)) in macb_set_tx_clk()
546 netdev_err(bp->dev, "adjusting tx_clk failed.\n"); in macb_set_tx_clk()
4408 static void macb_clks_disable(struct clk *pclk, struct clk *hclk, struct clk *tx_clk, in macb_clks_disable() argument
4416 { .clk = tx_clk }, in macb_clks_disable()
4423 struct clk **hclk, struct clk **tx_clk, in macb_clk_init() argument
4448 *tx_clk = devm_clk_get_optional(&pdev->dev, "tx_clk"); in macb_clk_init()
4449 if (IS_ERR(*tx_clk)) in macb_clk_init()
4450 return PTR_ERR(*tx_clk); in macb_clk_init()
[all …]
|
| /linux/drivers/net/dsa/sja1105/ |
| H A D | sja1105_clocking.c | 303 /* Per MII spec, the PHY (which is us) drives the TX_CLK pin */ in sja1105_mii_clocking_setup()
416 pad_mii_tx.clk_os = 3; /* TX_CLK output stage */ in sja1105_rgmii_cfg_pad_tx_config()
417 pad_mii_tx.clk_ih = 0; /* TX_CLK input hysteresis (default) */ in sja1105_rgmii_cfg_pad_tx_config()
418 pad_mii_tx.clk_ipud = 2; /* TX_CLK input stage (default) */ in sja1105_rgmii_cfg_pad_tx_config()
|
| /linux/arch/powerpc/boot/dts/ |
| H A D | mpc832x_rdb.dts | 180 3 23 2 0 1 0 /* TX_CLK (CLK3) */
200 3 24 2 0 1 0 /* TX_CLK (CLK10) */
|
| /linux/arch/arm/boot/dts/intel/socfpga/ |
| H A D | socfpga_arria10_socdk.dtsi | 75 * for TX_CLK on Arria 10.
|
| /linux/arch/arm/boot/dts/xilinx/ |
| H A D | zynq-7000.dtsi | 272 clock-names = "pclk", "hclk", "tx_clk";
283 clock-names = "pclk", "hclk", "tx_clk";
|
| /linux/drivers/net/ethernet/intel/igb/ |
| H A D | e1000_phy.c | 580 /* Force TX_CLK in the Extended PHY Specific Control Register in igb_copper_link_setup_m88()
1194 * After reset, TX_CLK and CRS on TX must be set. Return successful upon
1297 /* Resetting the phy means we need to re-force TX_CLK in the in igb_phy_force_speed_duplex_m88()
|
| H A D | e1000_defines.h | 946 #define M88E1000_EPSCR_TX_CLK_25 0x0070 /* 25 MHz TX_CLK */
|
| /linux/drivers/net/ethernet/intel/e1000e/ |
| H A D | phy.c | 796 /* Force TX_CLK in the Extended PHY Specific Control Register in e1000e_copper_link_setup_m88()
1291 * After reset, TX_CLK and CRS on Tx must be set. Return successful upon
1371 /* Resetting the phy means we need to re-force TX_CLK in the in e1000e_phy_force_speed_duplex_m88()
|
| H A D | defines.h | 750 #define M88E1000_EPSCR_TX_CLK_25 0x0070 /* 25 MHz TX_CLK */
|
| H A D | 80003es2lan.c | 583 /* Resetting the phy means we need to verify the TX_CLK corresponds in e1000_phy_force_speed_duplex_80003es2lan()
|
| /linux/drivers/net/ethernet/intel/e1000/ |
| H A D | e1000_hw.h | 2768 #define M88E1000_EPSCR_TX_CLK_2_5 0x0060 /* 2.5 MHz TX_CLK */
2769 #define M88E1000_EPSCR_TX_CLK_25 0x0070 /* 25 MHz TX_CLK */
2770 #define M88E1000_EPSCR_TX_CLK_0 0x0000 /* NO TX_CLK */
|
| /linux/arch/arm/boot/dts/microchip/ |
| H A D | sama7g5.dtsi | 868 clock-names = "pclk", "hclk", "tx_clk", "tsu_clk";
|
| /linux/drivers/pinctrl/renesas/ |
| H A D | pfc-r8a7740.c | 1918 * TXD[0:3], TX_CLK, TX_EN, TX_ER
1934 * TXD[0:7], GTX_CLK, TX_CLK, TX_EN, TX_ER
|
| /linux/drivers/net/dsa/b53/ |
| H A D | b53_common.c | 1442 * tx_clk aligned timing (restoring to reset defaults) in b53_adjust_531x5_rgmii()
|