Home
last modified time | relevance | path

Searched full:tuning (Results 1 – 25 of 338) sorted by relevance

12345678910>>...14

/linux/drivers/gpu/drm/xe/
H A Dxe_tuning.c24 { XE_RTP_NAME("Tuning: Blend Fill Caching Optimization Disable"),
28 { XE_RTP_NAME("Tuning: 32B Access Enable"),
35 { XE_RTP_NAME("Tuning: L3 cache"),
40 { XE_RTP_NAME("Tuning: L3 cache - media"),
45 { XE_RTP_NAME("Tuning: Compression Overfetch"),
51 { XE_RTP_NAME("Tuning: Compression Overfetch - media"),
56 { XE_RTP_NAME("Tuning: Enable compressible partial write overfetch in L3"),
60 { XE_RTP_NAME("Tuning: Enable compressible partial write overfetch in L3 - media"),
64 { XE_RTP_NAME("Tuning: L2 Overfetch Compressible Only"),
70 { XE_RTP_NAME("Tuning: L2 Overfetch Compressible Only - media"),
[all …]
/linux/drivers/ata/
H A Dpata_cs5530.c49 u32 tuning; in cs5530_set_piomode() local
53 tuning = ioread32(base + 0x04); in cs5530_set_piomode()
54 format = (tuning & 0x80000000UL) ? 1 : 0; in cs5530_set_piomode()
76 u32 tuning, timing = 0; in cs5530_set_dmamode() local
80 tuning = ioread32(base + 0x04); in cs5530_set_dmamode()
99 timing |= (tuning & 0x80000000UL); in cs5530_set_dmamode()
104 tuning |= 0x00100000; /* UDMA for both */ in cs5530_set_dmamode()
106 tuning &= ~0x00100000; /* MWDMA for both */ in cs5530_set_dmamode()
107 iowrite32(tuning, base + 0x04); in cs5530_set_dmamode()
/linux/Documentation/devicetree/bindings/phy/
H A Drealtek,usb3phy.yaml69 realtek,amplitude-control-coarse-tuning:
72 This value is a parameter for coarse tuning.
80 realtek,amplitude-control-fine-tuning:
83 This value is used for fine-tuning parameters.
106 realtek,amplitude-control-coarse-tuning = <0x77>;
H A Dqcom,qusb2-phy.yaml86 tuning parameter value for qusb2 phy.
97 tuning parameter that may vary for different boards of same SOC.
106 tuning parameter that may vary for different boards of same SOC.
115 tuning parameter that may vary for different boards of same SOC.
123 It is a 4 bit value that specifies tuning for HSTX
155 It is a 2 bit value tuning parameter that control disconnect
H A Dphy-stm32-usbphyc.yaml118 st,enable-fs-rftime-tuning:
119 description: Enables the FS rise/fall tuning option
152 Controls HS driver impedance tuning for choke compensation
259 st,enable-fs-rftime-tuning;
277 st,enable-fs-rftime-tuning;
/linux/Documentation/userspace-api/media/dvb/
H A Dfe-set-frontend.rst31 Points to parameters for tuning operation.
36 This ioctl call starts a tuning operation using specified parameters.
38 and the tuning could be initiated. The result of the tuning operation in
/linux/Documentation/devicetree/bindings/iio/proximity/
H A Dams,as3935.yaml31 ams,tuning-capacitor-pf:
34 Calibration tuning capacitor stepping value. This will require using
70 ams,tuning-capacitor-pf = <80>;
/linux/Documentation/ABI/testing/
H A Dsysfs-fs-ext415 requests to a multiple of this tuning parameter if the
36 Tuning parameter which controls the minimum size for
55 Tuning parameter which controls the maximum number of
87 Tuning parameter which (if non-zero) controls the goal
/linux/drivers/net/wireless/ralink/rt2x00/
H A Drt2x00link.c10 Abstract: rt2x00 generic link tuning routines.
232 * While scanning, link tuning is disabled. By default in rt2x00link_start_tuner()
265 * device should only perform link tuning during the in rt2x00link_reset_tuner()
309 * Update quality RSSI for link tuning, in rt2x00link_tuner_sta()
320 * Check if link tuning is supported by the hardware, some hardware in rt2x00link_tuner_sta()
321 * do not support link tuning at all, while other devices can disable in rt2x00link_tuner_sta()
349 * immediately cease all link tuning. in rt2x00link_tuner()
H A Drt2x00lib.h226 * @antenna: Should the antenna tuning also be reset
240 * tuning will also be reset.
264 * rt2x00link_register - Initialize link tuning & watchdog functionality
267 * Initialize work structure and all link tuning and watchdog related
/linux/include/linux/mmc/
H A Dhost.h224 /* The tuning command opcode value is different for SD and eMMC cards */
230 /* Execute HS400 tuning depending host driver */
233 /* Optional callback to prepare for SD high-speed tuning */
236 /* Optional callback to execute SD high-speed tuning */
493 unsigned int doing_init_tune:1; /* initial tuning in progress */
494 unsigned int doing_retune:1; /* re-tuning in progress */
509 bool can_retune; /* re-tuning can be used */
510 bool retune_now; /* do re-tuning at next req */
511 bool retune_paused; /* re-tuning is temporarily disabled */
512 int need_retune; /* re-tuning is needed */
[all …]
/linux/drivers/staging/iio/Documentation/
H A Dsysfs-bus-iio-dds6 Stores frequency into tuning word Y.
10 can control the desired active tuning word by writing Y to the
26 Specifies the active output frequency tuning word. The value
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8-ss-conn.dtsi83 fsl,tuning-start-tap = <20>;
84 fsl,tuning-step = <2>;
98 fsl,tuning-start-tap = <20>;
99 fsl,tuning-step = <2>;
113 fsl,tuning-start-tap = <20>;
114 fsl,tuning-step = <2>;
/linux/drivers/staging/iio/frequency/
H A Dad9832.c84 * @freq_xfer: tuning word spi transfer
85 * @freq_msg: tuning word spi message
86 * @phase_xfer: tuning word spi transfer
87 * @phase_msg: tuning word spi message
90 * @phase_data: tuning word spi transmit buffer
91 * @freq_data: tuning word spi transmit buffer
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/
H A Dsmu_v11_0_pptable.h70 …URE_MEMORY_TIMING_TUNE = 1 << SMU_11_0_ODCAP_MEMORY_TIMING_TUNE, //AC Timing Tuning feature
151 …od_turbo_power_limit; //Power limit setting for Turbo mode in Performance UI Tuning.
152 …e_power_limit; //Power limit setting for PowerSave/Optimal mode in Performance UI Tuning.
H A Dsmu_v13_0_pptable.h70 …URE_MEMORY_TIMING_TUNE = 1 << SMU_13_0_ODCAP_MEMORY_TIMING_TUNE, //AC Timing Tuning feature
153 …od_turbo_power_limit; //Power limit setting for Turbo mode in Performance UI Tuning.
154 …e_power_limit; //Power limit setting for PowerSave/Optimal mode in Performance UI Tuning.
H A Dsmu_v14_0_2_pptable.h71 …IMING_TUNE = 1 << SMU_14_0_2_ODCAP_MEMORY_TIMING_TUNE, // Auto AC Timing Tuning
72 … = 1 << SMU_14_0_2_ODCAP_MANUAL_AC_TIMING, // Manual fine grain AC Timing tuning
73 …MIZER = 1 << SMU_14_0_2_ODCAP_AUTO_VF_CURVE_OPTIMIZER, // Fine grain auto VF curve tuning
/linux/drivers/mmc/host/
H A Dsdhci-pci-o2micro.c204 /* enable hardware tuning */ in sdhci_o2_set_tuning_mode()
224 pr_warn("%s: HW tuning failed !\n", in __sdhci_o2_execute_tuning()
232 pr_info("%s: Tuning failed, falling back to fixed sampling clock\n", in __sdhci_o2_execute_tuning()
242 * outside of the execute tuning function.
326 * This handler implements the hardware tuning that is specific to in sdhci_o2_execute_tuning()
385 pr_warn("%s: DLL can't lock in 5ms after force L0 during tuning.\n", in sdhci_o2_execute_tuning()
388 * Judge the tuning reason, whether caused by dll shift in sdhci_o2_execute_tuning()
398 * o2 sdhci host didn't support 8bit emmc tuning in sdhci_o2_execute_tuning()
499 /* Set DLL Tuning Window */ in sdhci_pci_o2_fujin2_pci_init()
909 /* Set Tuning Window to 4 */ in sdhci_pci_o2_probe()
[all …]
/linux/include/sound/
H A Dcs35l35.h16 * these variables for tuning
20 * Class H tuning
/linux/arch/arm64/boot/dts/qcom/
H A Dmsm8916-samsung-serranove.dts391 * FIXME: Disable UHS-I modes since tuning fails with:
393 * sdhci_msm 7864900.sdhci: mmc1: No tuning point found
394 * mmc1: tuning execution failed: -5
399 * (without tuning), so maybe only tuning is broken?
/linux/Documentation/devicetree/bindings/sound/
H A Dnuvoton,nau8325.yaml33 be used for minor tuning of the output level. Since the VDDA is range
35 the minor tuning, the final microvolt are as the below.
/linux/Documentation/devicetree/bindings/regulator/
H A Dmediatek,mt6397-regulator.yaml38 description: LDOs with fixed 2.8V output and 0~100/10mV tuning
46 description: LDOs with fixed 3.0V output and 0~100/10mV tuning
54 description: LDOs with variable output and 0~100/10mV tuning
/linux/drivers/input/rmi4/
H A DKconfig138 bool "RMI4 Function 55 (Sensor tuning)"
142 Function 55 provides access to the RMI4 touch sensor tuning
/linux/Documentation/devicetree/bindings/mmc/
H A Dti,omap2430-sdhci.yaml13 For UHS devices which require tuning, the device tree should have a
15 is used to get the temperature of the zone during tuning.
H A Dmarvell,xenon-sdhci.yaml124 used to identify a valid sampling window, in tuning process.
145 Xenon SDHC SoC usually doesn't provide re-tuning counter in
147 This property provides the re-tuning counter.

12345678910>>...14