Home
last modified time | relevance | path

Searched full:tsu_clk (Results 1 – 6 of 6) sorted by relevance

/linux/Documentation/devicetree/bindings/net/
H A Dcdns,macb.yaml88 - enum: [ rx_clk, tsu_clk ]
89 - const: tsu_clk
216 clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
/linux/drivers/net/ethernet/cadence/
H A Dmacb_main.c3389 struct clk *tsu_clk; in gem_get_tsu_rate() local
3392 tsu_clk = devm_clk_get(&bp->pdev->dev, "tsu_clk"); in gem_get_tsu_rate()
3393 if (!IS_ERR(tsu_clk)) in gem_get_tsu_rate()
3394 tsu_rate = clk_get_rate(tsu_clk); in gem_get_tsu_rate()
3397 tsu_clk = bp->pclk; in gem_get_tsu_rate()
3398 tsu_rate = clk_get_rate(tsu_clk); in gem_get_tsu_rate()
4005 struct clk *rx_clk, struct clk *tsu_clk) in macb_clks_disable() argument
4008 { .clk = tsu_clk, }, in macb_clks_disable()
4020 struct clk **rx_clk, struct clk **tsu_clk) in macb_clk_init() argument
4052 *tsu_clk = devm_clk_get_optional(&pdev->dev, "tsu_clk"); in macb_clk_init()
[all …]
H A Dmacb.h1198 struct clk **rx_clk, struct clk **tsu_clk);
1280 struct clk *tsu_clk; member
/linux/arch/arm64/boot/dts/xilinx/
H A Dzynqmp.dtsi744 clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
758 clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
772 clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
786 clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
/linux/arch/mips/boot/dts/mobileye/
H A Deyeq5-clocks.dtsi265 tsu_clk: tsu-clk { label
/linux/arch/arm/boot/dts/microchip/
H A Dsama7g5.dtsi855 clock-names = "pclk", "hclk", "tx_clk", "tsu_clk";