Home
last modified time | relevance | path

Searched full:tmu (Results 1 – 25 of 97) sorted by relevance

1234

/linux/Documentation/devicetree/bindings/thermal/
H A Dsamsung,exynos-thermal.yaml7 title: Samsung Exynos SoC Thermal Management Unit (TMU)
13 For multi-instance tmu each instance should have an alias correctly numbered
19 - samsung,exynos3250-tmu
20 - samsung,exynos4412-tmu
21 - samsung,exynos4210-tmu
22 - samsung,exynos5250-tmu
23 - samsung,exynos5260-tmu
24 # For TMU channel 0, 1 on Exynos5420:
25 - samsung,exynos5420-tmu
26 # For TMU channels 2, 3 and 4 of Exynos5420:
[all …]
H A Dqoriq-thermal.yaml7 title: Thermal Monitoring Unit (TMU) on Freescale QorIQ SoCs
19 The version of the device is determined by the TMU IP Block Revision
26 - fsl,qoriq-tmu
27 - fsl,imx8mq-tmu
28 - fsl,imx93-tmu
36 fsl,tmu-range:
44 fsl,tmu-calibration:
60 boolean, if present, the TMU registers are little endian. If absent,
74 - fsl,tmu-range
75 - fsl,tmu
[all...]
/linux/drivers/clocksource/
H A Dsh_tmu.c3 * SuperH Timer Support - TMU
39 struct sh_tmu_device *tmu; member
89 switch (ch->tmu->model) { in sh_tmu_read()
91 return ioread8(ch->tmu->mapbase + 2); in sh_tmu_read()
93 return ioread8(ch->tmu->mapbase + 4); in sh_tmu_read()
111 switch (ch->tmu->model) { in sh_tmu_write()
113 return iowrite8(value, ch->tmu->mapbase + 2); in sh_tmu_write()
115 return iowrite8(value, ch->tmu->mapbase + 4); in sh_tmu_write()
132 raw_spin_lock_irqsave(&ch->tmu->lock, flags); in sh_tmu_start_stop_ch()
141 raw_spin_unlock_irqrestore(&ch->tmu->lock, flags); in sh_tmu_start_stop_ch()
[all …]
/linux/drivers/thunderbolt/
H A Dtmu.c3 * Thunderbolt Time Management Unit (TMU) support
73 sw->tmu.cap + TMU_RTR_CS_0, 1); in tb_switch_set_tmu_mode_params()
81 sw->tmu.cap + TMU_RTR_CS_0, 1); in tb_switch_set_tmu_mode_params()
86 sw->tmu.cap + TMU_RTR_CS_15, 1); in tb_switch_set_tmu_mode_params()
100 sw->tmu.cap + TMU_RTR_CS_15, 1); in tb_switch_set_tmu_mode_params()
108 sw->tmu.cap + TMU_RTR_CS_18, 1); in tb_switch_set_tmu_mode_params()
116 sw->tmu.cap + TMU_RTR_CS_18, 1); in tb_switch_set_tmu_mode_params()
128 sw->tmu.cap + TMU_RTR_CS_0, 1); in tb_switch_tmu_ucap_is_supported()
141 sw->tmu.cap + TMU_RTR_CS_3, 1); in tb_switch_tmu_rate_read()
155 sw->tmu.cap + TMU_RTR_CS_3, 1); in tb_switch_tmu_rate_write()
[all …]
/linux/drivers/gpu/drm/v3d/
H A Dv3d_perfmon.c27 …{"QPU", "QPU-total-clk-cycles-waiting-TMU", "[QPU] Total clock cycles for all QPUs stalled waiting…
34 {"TMU", "TMU-total-text-quads-access", "[TMU] Total texture cache accesses"},
35 …{"TMU", "TMU-total-text-cache-miss", "[TMU] Total texture cache misses (number of fetches from mem…
59 {"TMU", "TMU-total-config-access", "[TMU] Total config accesses"},
62 {"L2T", "L2T-TMU-writes", "[L2T] TMU write accesses"},
63 {"TMU", "TMU-active-cycles", "[TMU] Active cycles"},
64 {"TMU", "TMU-stalled-cycles", "[TMU] Stalled cycles"},
66 {"L2T", "L2T-TMU-reads", "[L2T] TMU read accesses"},
69 {"L2T", "L2T-TMU-config-reads", "[L2T] TMU CFG read accesses"},
73 {"L2T", "L2T-TMU-write-miss", "[L2T] TMU write misses"},
[all …]
/linux/Documentation/driver-api/thermal/
H A Dexynos_thermal.rst14 TMU controller Description:
46 TMU(Thermal Management Unit) in Exynos4/5 generates interrupt
64 TMU driver description:
74 TMU configuration data -----> TMU Driver <----> Exynos Core thermal wrapper
78 a) TMU configuration data:
79 This consist of TMU register offsets/bitfields
82 are used to configure the TMU.
83 b) TMU driver:
84 This component initialises the TMU controller and sets different
/linux/drivers/platform/x86/intel/
H A Dbxtwc_tmu.c3 * Intel BXT Whiskey Cove PMIC TMU driver
7 * This driver adds TMU (Time Management Unit) support for Intel BXT platform.
8 * It enables the alarm wake-up functionality in the TMU unit of Whiskey Cove
38 /* Read TMU interrupt reg */ in bxt_wcove_tmu_irq_handler()
41 /* clear TMU irq */ in bxt_wcove_tmu_irq_handler()
74 /* Unmask TMU second level Wake & System alarm */ in bxt_wcove_tmu_probe()
87 /* Mask TMU interrupts */ in bxt_wcove_tmu_remove()
136 MODULE_DESCRIPTION("BXT Whiskey Cove TMU Driver");
/linux/drivers/gpu/drm/vc4/
H A Dvc4_validate_shaders.c31 * (reading it as a texture, uniform data, or direct-addressed TMU
159 int tmu) in record_texture_sample() argument
172 &validation_state->tmu_setup[tmu], in record_texture_sample()
179 validation_state->tmu_setup[tmu].p_offset[i] = ~0; in record_texture_sample()
195 int tmu = waddr > QPU_W_TMU0_B; in check_tmu_write() local
197 bool is_direct = submit && validation_state->tmu_write_count[tmu] == 0; in check_tmu_write()
205 DRM_DEBUG("direct TMU read used small immediate\n"); in check_tmu_write()
214 DRM_DEBUG("direct TMU load wasn't an add\n"); in check_tmu_write()
225 DRM_DEBUG("direct TMU load wasn't clamped\n"); in check_tmu_write()
231 DRM_DEBUG("direct TMU loa in check_tmu_write()
[all...]
/linux/arch/sh/kernel/cpu/
H A Dclock-cpg.c60 clk_add_alias("fck", "sh-tmu-sh3.0", "peripheral_clk", NULL); in cpg_clk_init()
61 clk_add_alias("fck", "sh-tmu.0", "peripheral_clk", NULL); in cpg_clk_init()
62 clk_add_alias("fck", "sh-tmu.1", "peripheral_clk", NULL); in cpg_clk_init()
63 clk_add_alias("fck", "sh-tmu.2", "peripheral_clk", NULL); in cpg_clk_init()
/linux/drivers/thermal/samsung/
H A DKconfig8 If you say yes here you get support for the TMU (Thermal Management
10 the TMU, reports temperature and handles cooling action if defined.
11 This driver uses the Exynos core thermal APIs and TMU configuration
/linux/arch/sh/kernel/cpu/sh4a/
H A Dclock-sh7786.c155 CLKDEV_ICK_ID("fck", "sh-tmu.0", &mstp_clks[MSTP008]),
156 CLKDEV_ICK_ID("fck", "sh-tmu.1", &mstp_clks[MSTP009]),
157 CLKDEV_ICK_ID("fck", "sh-tmu.2", &mstp_clks[MSTP010]),
158 CLKDEV_ICK_ID("fck", "sh-tmu.3", &mstp_clks[MSTP011]),
H A Dsetup-sh7770.c228 .name = "sh-tmu",
249 .name = "sh-tmu",
270 .name = "sh-tmu",
354 TMU, DMAC, I2S, SRC, GFX3D, SPI, SCIF, BBDMAC, enumerator
407 INTC_GROUP(TMU, TMU0, TMU1, TMU2, TMU2_TICPI, TMU3, TMU4, TMU5,
425 DMAC, I2C, HUDI, SPDIF, IPI, HAC, TMU, GPIO } },
H A Dclock-sh7734.c91 MSTP016, MSTP015, MSTP014, /* TMU / TIMER */
201 CLKDEV_ICK_ID("fck", "sh-tmu.0", &mstp_clks[MSTP016]),
202 CLKDEV_ICK_ID("fck", "sh-tmu.1", &mstp_clks[MSTP015]),
203 CLKDEV_ICK_ID("fck", "sh-tmu.2", &mstp_clks[MSTP014]),
H A Dclock-sh7757.c123 CLKDEV_ICK_ID("fck", "sh-tmu.0", &mstp_clks[MSTP113]),
124 CLKDEV_ICK_ID("fck", "sh-tmu.1", &mstp_clks[MSTP114]),
H A Dclock-shx3.c124 CLKDEV_ICK_ID("fck", "sh-tmu.0", &mstp_clks[MSTP008]),
125 CLKDEV_ICK_ID("fck", "sh-tmu.1", &mstp_clks[MSTP009]),
H A Dsetup-sh7734.c193 /* TMU */
206 .name = "sh-tmu",
227 .name = "sh-tmu",
248 .name = "sh-tmu",
/linux/arch/arm64/boot/dts/freescale/
H A Dfsl-ls1043a.dtsi160 thermal-sensors = <&tmu 0>;
180 thermal-sensors = <&tmu 1>;
200 thermal-sensors = <&tmu 2>;
220 thermal-sensors = <&tmu 3>;
251 thermal-sensors = <&tmu 4>;
444 tmu: tmu@1f00000 { label
445 compatible = "fsl,qoriq-tmu";
448 fsl,tmu-range = <0xb0000 0x9002a 0x6004c 0x70062>;
449 fsl,tmu-calibration =
/linux/arch/powerpc/boot/dts/fsl/
H A Dt1023si-post.dtsi365 tmu: tmu@f0000 { label
366 compatible = "fsl,qoriq-tmu";
369 fsl,tmu-range = <0xb0000 0xa0026 0x80048 0x30061>;
370 fsl,tmu-calibration =
418 thermal-sensors = <&tmu 0>;
H A Dt1040si-post.dtsi445 tmu: tmu@f0000 { label
446 compatible = "fsl,qoriq-tmu";
449 fsl,tmu-range = <0xa0000 0x90026 0x8004a 0x1006a>;
450 fsl,tmu-calibration =
494 thermal-sensors = <&tmu 2>;
/linux/arch/arm/boot/dts/renesas/
H A Dr8a7778.dtsi198 compatible = "renesas,tmu-r8a7778", "renesas,tmu";
215 compatible = "renesas,tmu-r8a7778", "renesas,tmu";
232 compatible = "renesas,tmu-r8a7778", "renesas,tmu";
H A Dr8a7779.dtsi401 compatible = "renesas,tmu-r8a7779", "renesas,tmu";
418 compatible = "renesas,tmu-r8a7779", "renesas,tmu";
435 compatible = "renesas,tmu-r8a7779", "renesas,tmu";
H A Dr8a7792.dtsi360 compatible = "renesas,tmu-r8a7792", "renesas,tmu";
374 compatible = "renesas,tmu-r8a7792", "renesas,tmu";
389 compatible = "renesas,tmu-r8a7792", "renesas,tmu";
404 compatible = "renesas,tmu-r8a7792", "renesas,tmu";
/linux/arch/arm/boot/dts/samsung/
H A Dexynos5420.dtsi944 tmu_cpu0: tmu@10060000 {
945 compatible = "samsung,exynos5420-tmu";
953 tmu_cpu1: tmu@10064000 {
954 compatible = "samsung,exynos5420-tmu";
962 tmu_cpu2: tmu@10068000 {
963 compatible = "samsung,exynos5420-tmu-ext-triminfo";
971 tmu_cpu3: tmu@1006c000 {
972 compatible = "samsung,exynos5420-tmu-ext-triminfo";
980 tmu_gpu: tmu@100a0000 {
981 compatible = "samsung,exynos5420-tmu-ext-triminfo";
/linux/arch/arm64/boot/dts/renesas/
H A Dr8a77995.dtsi350 compatible = "renesas,tmu-r8a77995", "renesas,tmu";
364 compatible = "renesas,tmu-r8a77995", "renesas,tmu";
379 compatible = "renesas,tmu-r8a77995", "renesas,tmu";
394 compatible = "renesas,tmu-r8a77995", "renesas,tmu";
408 compatible = "renesas,tmu-r8a77995", "renesas,tmu";
/linux/include/dt-bindings/thermal/
H A Dthermal_exynos.h3 * thermal_exynos.h - Samsung Exynos TMU device tree definitions

1234