Home
last modified time | relevance | path

Searched full:tiled (Results 1 – 25 of 67) sorted by relevance

123

/linux/drivers/gpu/drm/arm/display/komeda/
H A Dkomeda_format_caps.c59 * 2. Tiled RGB always has SC
72 /* TILED + (SPARSE) */
73 /* TILED YUV format only */
76 /* TILED + SC + (SPLIT+SPARSE | SPARSE) + (YTR) */
87 /* TILED + SC + (SPLIT+SPARSE | SPARSE) + YTR */
H A Dkomeda_framebuffer.c70 /* tiled header afbc */ in komeda_fb_afbc_size_check()
/linux/include/uapi/drm/
H A Domap_drm.h57 __u32 bytes; /* (for non-tiled formats) */
61 } tiled; /* (for tiled formats) */ member
97 /* note: in case of tiled buffers, the user virtual size can be
H A Ddrm_fourcc.h289 * packed YCbCr420 2x2 tiled formats
459 * of the data in a plane of an FB. This can be used to express tiled/
542 * and so might actually result in a tiled framebuffer.
561 * This is a tiled layout using 4Kb tiles (except on gen2 where the tiles 2Kb)
578 * This is a tiled layout using 4Kb tiles (except on gen2 where the tiles 2Kb)
596 * This is a tiled layout using 4Kb tiles in row-major layout.
612 * The main surface will be plane index 0 and must be Y/Yf-tiled,
631 * The main surface is Y-tiled and at plane index 0, the CCS is linear and
642 * The main surface is Y-tiled and at plane index 0, the CCS is linear and
656 * The main surface is Y-tiled an
[all...]
/linux/drivers/gpu/drm/msm/disp/
H A Dmdp_format.h48 * @fetch_mode: linear, tiled, or ubwc hw fetch behavior
/linux/Documentation/gpu/
H A Ddrm-compute.rst50 What should be noted is that each memory region (tiled memory for example)
H A Dtegra.rst146 with Tegra-specific flags. This is useful for buffers that should be tiled, or
/linux/drivers/gpu/drm/sun4i/
H A Dsun4i_frontend.c270 bool tiled = (modifier == DRM_FORMAT_MOD_ALLWINNER_TILED); in sun4i_frontend_drm_format_to_input_mode() local
278 *val = tiled ? SUN4I_FRONTEND_INPUT_FMT_DATA_MOD_MB32_SEMIPLANAR in sun4i_frontend_drm_format_to_input_mode()
283 *val = tiled ? SUN4I_FRONTEND_INPUT_FMT_DATA_MOD_MB32_PLANAR in sun4i_frontend_drm_format_to_input_mode()
H A Dsun4i_frontend.h41 * In tiled mode, the stride is defined as the distance between the start of the
/linux/net/netfilter/ipvs/
H A DKconfig294 stored in a hash table. This table is tiled by each destination
297 tiled an amount proportional to the weights specified. The table
/linux/drivers/gpu/drm/exynos/
H A Dexynos_drm_fimc.c364 static void fimc_src_set_fmt(struct fimc_context *ctx, u32 fmt, bool tiled) in fimc_src_set_fmt() argument
406 if (tiled) in fimc_src_set_fmt()
630 static void fimc_dst_set_fmt(struct fimc_context *ctx, u32 fmt, bool tiled) in fimc_dst_set_fmt() argument
679 if (tiled) in fimc_dst_set_fmt()
1306 /* tiled formats */ in fimc_probe()
H A Dexynos_drm_gsc.c449 static void gsc_src_set_fmt(struct gsc_context *ctx, u32 fmt, bool tiled) in gsc_src_set_fmt() argument
515 if (tiled) in gsc_src_set_fmt()
636 static void gsc_dst_set_fmt(struct gsc_context *ctx, u32 fmt, bool tiled) in gsc_dst_set_fmt() argument
702 if (tiled) in gsc_dst_set_fmt()
1250 /* tiled formats */ in gsc_probe()
/linux/drivers/gpu/drm/omapdrm/
H A Domap_gem_dmabuf.c47 * get de-tiled view. For now just reject it. in omap_gem_dmabuf_begin_cpu_access()
H A Domap_fbdev.c218 * (non-tiled buffer doesn't need to be pinned for fbcon to write in omap_fbdev_driver_fbdev_probe()
H A Domap_dmm_tiler.c619 * [28:27] = 0x0 for 8-bit tiled
620 * 0x1 for 16-bit tiled
621 * 0x2 for 32-bit tiled
/linux/Documentation/userspace-api/
H A Ddma-buf-alloc-exchange.rst128 making use of tiled access and possibly also compression. For example, the
319 implementation-specific: some will internally use tiled layouts which are not
/linux/drivers/gpu/drm/tegra/
H A Dplane.c280 * for the tiled windows because DC uses 16-bytes atom, while DDR3 in tegra_plane_calculate_memory_bandwidth()
281 * uses 32-bytes atom. Hence there is x2 memory overfetch for tiled in tegra_plane_calculate_memory_bandwidth()
/linux/drivers/gpu/drm/i915/display/
H A Dintel_fb.c31 * an area on the main surface of 16 x16 sets of 128 byte Y-tiled
32 * cache-line-pairs. CCS is always Y tiled."
454 * intel_fb_is_tiled_modifier: Check if a modifier is a tiled modifier type
458 * Returns %true if @modifier is a tiled modifier.
869 * The block covers the full GTT page sized tile on all tiled surfaces and
1946 * offset is only used with linear buffers on pre-hsw and tiled buffers
2245 "tiled" : "linear", in intel_framebuffer_init()
/linux/Documentation/admin-guide/media/
H A Divtv.rst162 is a 16x16 linear tiled NV12 format (V4L2_PIX_FMT_NV12_16L16)
/linux/Documentation/userspace-api/media/drivers/
H A Dcx2341x-uapi.rst10 format of a YUV frame is 16x16 linear tiled NV12 (V4L2_PIX_FMT_NV12_16L16).
/linux/drivers/gpu/drm/radeon/
H A Dr600_cs.c2380 u32 header, cmd, count, tiled; in r600_dma_cs_parse() local
2396 tiled = GET_DMA_T(header); in r600_dma_cs_parse()
2405 if (tiled) { in r600_dma_cs_parse()
2436 if (tiled) { in r600_dma_cs_parse()
2440 /* tiled src, linear dst */ in r600_dma_cs_parse()
2450 /* linear src, tiled dst */ in r600_dma_cs_parse()
H A Dradeon_gem.c810 int radeon_align_pitch(struct radeon_device *rdev, int width, int cpp, bool tiled) in radeon_align_pitch() argument
813 int align_large = (ASIC_IS_AVIVO(rdev)) || tiled; in radeon_align_pitch()
/linux/drivers/gpu/drm/meson/
H A Dmeson_osd_afbcd.c46 * - Tiled header
/linux/include/drm/
H A Ddrm_framebuffer.h163 * storage buffer object. For tiled layouts this generally means its
H A Ddrm_fourcc.h95 * in tiled formats or to describe groups of pixels in packed

123