Home
last modified time | relevance | path

Searched full:synthesized (Results 1 – 25 of 76) sorted by relevance

1234

/linux/Documentation/devicetree/bindings/gpio/
H A Dgpio-altera.txt17 hardware is synthesized. This field is required if the Altera GPIO controller
19 but hardware synthesized. Required if GPIO is used as an interrupt
/linux/Documentation/devicetree/bindings/media/xilinx/
H A Dxlnx,v-tpg.txt34 synthesized with two ports and forbidden when synthesized with one port.
/linux/tools/perf/Documentation/
H A Dperf-script.txt202 The flags field is synthesized and may have a value when Instruction
217 The callindent field is synthesized and may have a value when
225 The synth field is used by synthesized events which may be created when
228 The ipc (instructions per cycle) field is synthesized and may have a value when
396 Note that when using the --itrace option the synthesized callchain size
397 will override this value if the synthesized callchain size is bigger.
H A Dperf-inject.txt66 Decode Instruction Tracing data, replacing it with synthesized events.
72 Use with --itrace to strip out non-synthesized events.
H A Dintel-bts.txt84 removed and replaced with the synthesized events. e.g.
H A Dperf-script-perl.txt89 to the common_* fields in the format file, but some are synthesized,
/linux/tools/perf/util/
H A Devent.h95 /* Attribute type for custom synthesized events */
98 /* Attribute config for custom synthesized events */
112 * Raw data formats for synthesized events. Note that 4 bytes of padding are
H A Devsel.h144 * synthesized from AUX area data. Keep track of synthesized sample
547 * or a callchain synthesized from AUX area data. in evsel__has_callchain()
557 * stack or a branch stack synthesized from AUX area data. in evsel__has_br_stack()
H A Dthread.c219 * 'last' with no start time might be the parent's comm of a synthesized in thread__exec_comm()
220 * thread (created by processing a synthesized fork event). For a main in thread__exec_comm()
/linux/Documentation/trace/coresight/
H A Dcoresight-perf.rst89 Check Arm CoreSight trace data recording and synthesized samples
90 Check Arm SPE trace data recording and synthesized samples
/linux/Documentation/devicetree/bindings/clock/
H A Dadi,axi-clkgen.yaml15 that can be synthesized on various FPGA platforms.
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Darm,versatile-fpga-irq.txt3 One or more FPGA IRQ controllers can be synthesized in an ARM reference board
/linux/drivers/gpio/
H A Dgpio-altera.c74 * This controller's IRQ type is synthesized in hardware, so this function
75 * just checks if the requested set_type matches the synthesized IRQ type
/linux/Documentation/devicetree/bindings/watchdog/
H A Dsnps,dw-wdt.yaml68 DW APB Watchdog IP-core might be synthesized with fixed TOP values,
/linux/fs/orangefs/
H A Ddir.c57 * Part zero is synthesized to contains `.' and `..'. Part one is the
323 * The seek position is in the first synthesized part but is not in orangefs_dir_iterate()
/linux/tools/perf/tests/
H A Ddlfilter-test.c3 * Test dlfilter C API. A perf.data file is synthesized and then processed
5 * is compiled to provide a dso to match the synthesized perf.data file.
H A Dmmap-thread-lookup.c182 * All data is synthesized, try to find map for each in mmap_events()
/linux/tools/perf/tests/shell/
H A Dtest_arm_spe.sh2 # Check Arm SPE trace data recording and synthesized samples
H A Dtest_arm_coresight.sh2 # Check Arm CoreSight trace data recording and synthesized samples
/linux/Documentation/devicetree/bindings/net/pcs/
H A Dsnps,dw-xpcs.yaml17 optionally synthesized with a vendor-specific interface connected to
/linux/Documentation/devicetree/bindings/
H A Dxilinx.txt11 control how the core is synthesized. Historically, the EDK tool would
/linux/arch/mips/include/asm/
H A Dcpu-info.h110 /* CPUCFG data for this CPU, synthesized at probe time.
/linux/Documentation/devicetree/bindings/pci/
H A Dhost-generic-pci.yaml75 In cases where the IP was synthesized with a minimum ATU window size
/linux/Documentation/trace/rv/
H A Dda_monitor_synthesis.rst8 The formal representation needs to be then *synthesized* into a *monitor*
/linux/arch/mips/mm/
H A Dpage.c347 pr_debug("Synthesized clear page handler (%u instructions).\n", in build_clear_page()
593 pr_debug("Synthesized copy page handler (%u instructions).\n", in build_copy_page()

1234