Home
last modified time | relevance | path

Searched +full:sync +full:- +full:read (Results 1 – 25 of 1190) sorted by relevance

12345678910>>...48

/linux/arch/parisc/kernel/
H A Dperf_asm.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 /* low-level asm for "intrigue" (PA8500-8700 CPU perf counters)
5 * Copyright (C) 2001 Randolph Chung <tausq at parisc-linux.org>
6 * Copyright (C) 2001 Hewlett-Packard (Grant Grundler)
46 sync ; follow ERS
91 ;* arg0 : rdr to be read
98 ;* arg0 : rdr to be read
100 ;* %r24 - original DR2 value
101 ;* %r1 - scratch
102 ;* %r29 - scratch
[all …]
/linux/Documentation/sound/cards/
H A Dhdspm.rst2 Software Interface ALSA-DSP MADI Driver
5 (translated from German, so no good English ;-),
7 2004 - winfried ritsch
11 the Controls and startup-options are ALSA-Standard and only the
19 ------------------
21 * number of channels -- depends on transmission mode
29 * Single Speed -- 1..64 channels
37 * Double Speed -- 1..32 channels
40 Note: Choosing the 56-channel mode for
41 transmission/receive-mode , only 28 are transmitted/received
[all …]
/linux/drivers/net/hamradio/
H A Dz8530.h1 /* SPDX-License-Identifier: GPL-2.0 */
57 #define SYNC_L_INH 0x2 /* Sync Character Load Inhibit */
72 #define SYNC_ENAB 0 /* Sync Modes Enable */
77 #define MONSYNC 0 /* 8 Bit Sync character */
78 #define BISYNC 0x10 /* 16 bit sync character */
79 #define SDLC 0x20 /* SDLC Mode (01111110 Sync Flag) */
80 #define EXTSYNC 0x30 /* External Sync Mode */
91 #define SDLC_CRC 0x4 /* SDLC/CRC-16 */
100 /* Write Register 6 (Sync bits 0-7/SDLC Address Field) */
102 /* Write Register 7 (Sync bits 8-15/SDLC 01111110) */
[all …]
/linux/drivers/tty/serial/
H A Dsunzilog.h1 /* SPDX-License-Identifier: GPL-2.0 */
24 #define BPS_TO_BRG(bps, freq) ((((freq) + (bps)) / (2 * (bps))) - 2)
82 #define SYNC_L_INH 0x2 /* Sync Character Load Inhibit */
98 #define SYNC_ENAB 0 /* Sync Modes Enable */
103 #define MONSYNC 0 /* 8 Bit Sync character */
104 #define BISYNC 0x10 /* 16 bit sync character */
105 #define SDLC 0x20 /* SDLC Mode (01111110 Sync Flag) */
106 #define EXTSYNC 0x30 /* External Sync Mode */
118 #define SDLC_CRC 0x4 /* SDLC/CRC-16 */
128 /* Write Register 6 (Sync bits 0-7/SDLC Address Field) */
[all …]
H A Dip22zilog.h1 /* SPDX-License-Identifier: GPL-2.0 */
32 #define BPS_TO_BRG(bps, freq) ((((freq) + (bps)) / (2 * (bps))) - 2)
90 #define SYNC_L_INH 0x2 /* Sync Character Load Inhibit */
106 #define SYNC_ENAB 0 /* Sync Modes Enable */
111 #define MONSYNC 0 /* 8 Bit Sync character */
112 #define BISYNC 0x10 /* 16 bit sync character */
113 #define SDLC 0x20 /* SDLC Mode (01111110 Sync Flag) */
114 #define EXTSYNC 0x30 /* External Sync Mode */
126 #define SDLC_CRC 0x4 /* SDLC/CRC-16 */
136 /* Write Register 6 (Sync bits 0-7/SDLC Address Field) */
[all …]
H A Dzs.h1 /* SPDX-License-Identifier: GPL-2.0 */
38 * Per-SCC state for locking and the interrupt handler.
53 #define ZS_BPS_TO_BRG(bps, freq) ((((freq) + (bps)) / (2 * (bps))) - 2)
109 #define SYNC_L_INH 0x2 /* Sync Character Load Inhibit */
124 #define SYNC_ENAB 0 /* Sync Modes Enable */
130 #define MONSYNC 0 /* 8 Bit Sync character */
131 #define BISYNC 0x10 /* 16 bit sync character */
132 #define SDLC 0x20 /* SDLC Mode (01111110 Sync Flag) */
133 #define EXTSYNC 0x30 /* External Sync Mode */
144 #define SDLC_CRC 0x4 /* SDLC/CRC-16 */
[all …]
H A Dpmac_zilog.h1 /* SPDX-License-Identifier: GPL-2.0 */
25 * of "escc" node (ie. ch-a or ch-b)
64 if (uap->flags & PMACZILOG_FLAG_IS_CHANNEL_A) in pmz_get_port_A()
66 return uap->mate; in pmz_get_port_A()
78 writeb(reg, port->control_reg); in read_zsreg()
79 return readb(port->control_reg); in read_zsreg()
85 writeb(reg, port->control_reg); in write_zsreg()
86 writeb(value, port->control_reg); in write_zsreg()
91 return readb(port->data_reg); in read_zsdata()
96 writeb(data, port->data_reg); in write_zsdata()
[all …]
/linux/include/uapi/linux/
H A Ddma-buf.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
26 * struct dma_buf_sync - Synchronize with CPU access.
29 * possible to guarantee coherency between the CPU-visible map and underlying
35 * with DMA_BUF_SYNC_START and the appropriate read/write flags. Once the
37 * DMA_BUF_SYNC_END and the same read/write flags.
45 * follow-up work is not submitted to GPU or other device driver until
65 * Indicates that the mapped DMA buffer will be read by the
89 * struct dma_buf_export_sync_file - Get a sync_file from a dma-buf
92 * current set of fences on a dma-buf file descriptor as a sync_file. CPU
93 * waits via poll() or other driver-specific mechanisms typically wait on
[all …]
/linux/rust/kernel/
H A Ddebugfs.rs1 // SPDX-License-Identifier: GPL-2.0
15 use crate::sync::Arc;
53 fn create(name: &CStr, parent: Option<&Dir>) -> Self { in create()
57 // If the parent couldn't be allocated, just early-return in create()
79 ) -> impl PinInit<File<T>, E> + 'a in create_file()
81 T: Sync + 'static, in create_file()
95 scope <- scope in create_file()
109 pub fn new(name: &CStr) -> Self { in new()
123 pub fn subdir(&self, name: &CStr) -> Self { in subdir()
127 /// Creates a read-only file in this directory.
[all …]
H A Drevocable.rs1 // SPDX-License-Identifier: GPL-2.0
10 use crate::{bindings, prelude::*, sync::rcu, types::Opaque};
15 sync::atomic::{AtomicBool, Ordering},
33 /// fn add_two(v: &Revocable<Example>) -> Option<u32> {
44 /// Sample example as above, but explicitly using the rcu read side lock.
48 /// use kernel::sync::rcu;
55 /// fn add_two(v: &Revocable<Example>) -> Option<u32> {
78 // SAFETY: `Revocable` is `Sync` if the wrapped object is both `Send` and `Sync`. We require `Send`
81 unsafe impl<T: Sync + Send> Sync for Revocable<T> {}
85 pub fn new<E>(data: impl PinInit<T, E>) -> impl PinInit<Self, E> { in new()
[all …]
/linux/Documentation/admin-guide/cgroup-v1/
H A Dblkio-controller.rst22 -----------------------------
33 mount -t cgroup -o blkio none /sys/fs/cgroup/blkio
43 Run dd to read a file and see if rate is throttled to 1MB/s or not::
98 --------------------------------
106 see Documentation/block/bfq-iosched.rst.
110 weight. For more details, see Documentation/block/bfq-iosched.rst.
152 are further divided by the type of operation - read or write, sync
159 are further divided by the type of operation - read or write, sync
173 the type of operation - read or write, sync or async. First two fields
186 (there might be a time lag here due to re-ordering of requests by the
[all …]
/linux/fs/netfs/
H A Ddirect_read.c1 // SPDX-License-Identifier: GPL-2.0-or-later
21 struct netfs_io_request *rreq = subreq->rreq; in netfs_prepare_dio_read_iterator()
24 rsize = umin(subreq->len, rreq->io_streams[0].sreq_max_len); in netfs_prepare_dio_read_iterator()
25 subreq->len = rsize; in netfs_prepare_dio_read_iterator()
27 if (unlikely(rreq->io_streams[0].sreq_max_segs)) { in netfs_prepare_dio_read_iterator()
28 size_t limit = netfs_limit_iter(&rreq->buffer.iter, 0, rsize, in netfs_prepare_dio_read_iterator()
29 rreq->io_streams[0].sreq_max_segs); in netfs_prepare_dio_read_iterator()
32 subreq->len = limit; in netfs_prepare_dio_read_iterator()
39 subreq->io_iter = rreq->buffer.iter; in netfs_prepare_dio_read_iterator()
40 iov_iter_truncate(&subreq->io_iter, subreq->len); in netfs_prepare_dio_read_iterator()
[all …]
/linux/Documentation/driver-api/memory-devices/
H A Dti-gpmc.rst1 .. SPDX-License-Identifier: GPL-2.0
14 * Pseudo-SRAM devices
65 2. sync common
74 3. read async muxed
85 4. read async non-muxed
96 5. read sync muxed
107 6. read sync non-muxed
131 8. write async non-muxed
144 9. write sync muxed
157 10. write sync non-muxed
/linux/rust/kernel/debugfs/
H A Dfile_ops.rs1 // SPDX-License-Identifier: GPL-2.0
35 const unsafe fn new(operations: bindings::file_operations, mode: u16) -> Self { in new()
46 pub(crate) const fn mode(&self) -> u16 { in mode()
52 pub(super) const fn adapt(&self) -> &FileOps<T::Inner> { in adapt()
62 fn deref(&self) -> &Self::Target { in deref()
70 fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result { in fmt()
81 /// * `file` must point to a live, not-yet-initialized file object.
82 unsafe extern "C" fn writer_open<T: Writer + Sync>( in writer_open()
85 ) -> c_int { in writer_open()
103 unsafe extern "C" fn writer_act<T: Writer + Sync>( in writer_act()
[all …]
/linux/drivers/power/supply/
H A Dda9150-fg.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * DA9150 Fuel-Gauge Driver
22 #include <linux/devm-helpers.h>
61 /* QIF Sync Timeout */
96 /* Set QIF code (READ mode) */ in da9150_fg_read_attr()
99 da9150_read_qif(fg->da9150, read_addr, size, buf); in da9150_fg_read_attr()
121 da9150_write_qif(fg->da9150, write_addr, size, buf); in da9150_fg_write_attr()
124 /* Trigger QIF Sync to update QIF readable data */
130 mutex_lock(&fg->io_lock); in da9150_fg_read_sync_start()
132 /* Check if QIF sync already requested, and write to sync if not */ in da9150_fg_read_sync_start()
[all …]
/linux/arch/powerpc/platforms/powermac/
H A Dcache.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * This file contains low-level cache management functions
5 * (In fact the only thing that is Apple-specific is that we assume
6 * that we can read from ROM at physical address 0xfff00000.)
15 #include <asm/feature-fixups.h>
45 sync
52 sync
58 sync
60 sync
62 /* Disp-flush L1. We have a weird problem here that I never
[all …]
/linux/tools/testing/selftests/arm64/mte/
H A Dcheck_user_mem.c1 // SPDX-License-Identifier: GPL-2.0
49 if (fd == -1) in check_usermem_access_fault()
62 syscall_len = read(fd, ptr, len); in check_usermem_access_fault()
66 /* Verify same pattern is read */ in check_usermem_access_fault()
74 tag_len = len - tag_offset; in check_usermem_access_fault()
89 syscall_len = read(fd, ptr + ptroff, size); in check_usermem_access_fault()
114 * Accessing user memory in kernel with invalid tag should fail in sync in check_usermem_access_fault()
142 void format_test_name(char* name, int name_len, int type, int sync, int map, int len, int offset) { in format_test_name() argument
149 test_type = "read"; in format_test_name()
165 switch (sync) { in format_test_name()
[all …]
/linux/arch/sparc/kernel/
H A Dspiterrs.S1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* We need to carefully read the error status, ACK the errors,
6 * We pass the AFAR in as-is, and we encode the status
7 * information as described in asm-sparc64/sfafsr.h
15 membar #Sync
39 /* Read in the UDB error register state, clearing the sticky
40 * error bits as-needed. We only clear them if the UE bit is
44 * NOTE: UltraSparc-I/II have high and low UDB error
46 * present on those chips. UltraSparc-IIi only
60 membar #Sync
[all …]
/linux/Documentation/wmi/devices/
H A Dlenovo-wmi-gamezone.rst1 .. SPDX-License-Identifier: GPL-2.0-or-later
4 Lenovo WMI Interface Gamezone Driver (lenovo-wmi-gamezone)
15 -------------
17 WMI GUID ``887B54E3-DDDC-4B2C-8B88-68A26A8835D0``
19 The Gamezone Data WMI interface provides platform-profile and fan curve
27 - low-power, blue LED
28 - balanced, white LED
29 - performance, red LED
30 - max-power, purple LED
31 - custom, purple LED
[all …]
/linux/arch/csky/include/asm/
H A Dbarrier.h1 /* SPDX-License-Identifier: GPL-2.0 */
21 * r: read
69 * sync: completion barrier, all sync.xx instructions
71 * made by ld/st instructions before sync.s
72 * sync.s: inherit from sync, but also shareable to other cores
73 * sync.i: inherit from sync, but also flush cpu pipeline
74 * sync.is: the same with sync.i + sync.s
76 #define mb() asm volatile ("sync\n":::"memory")
80 * Using three sync.is to prevent speculative PTW
82 #define sync_is() asm volatile ("sync.is\nsync.is\nsync.is\n":::"memory")
[all …]
/linux/drivers/net/ethernet/ti/
H A Dcpts.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * TI Common Platform Time Sync
26 u32 control; /* Time sync control */
32 u32 intstat_raw; /* Time sync interrupt status raw */
33 u32 intstat_masked; /* Time sync interrupt status masked */
34 u32 int_enable; /* Time sync interrupt enable */
57 #define CPTS_EN (1<<0) /* Time Sync Enable */
65 #define TS_PEND_RAW (1<<0) /* int read (before enable) */
66 #define TS_PEND (1<<0) /* masked interrupt read (after enable) */
73 #define EVENT_TYPE_SHIFT (20) /* Time sync event type */
[all …]
/linux/drivers/net/ethernet/qualcomm/
H A Dqca_spi.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
8 * kernel-based SPI device; it is essentially an Ethernet-to-SPI
47 MODULE_PARM_DESC(qcaspi_clkspeed, "SPI bus clock speed (Hz). Use 1000000-16000000.");
53 MODULE_PARM_DESC(qcaspi_burst_len, "Number of data bytes per burst. Use 1-5000.");
65 MODULE_PARM_DESC(wr_verify, "SPI register write verify trails. Use 0-3.");
77 netdev_dbg(qca->net_dev, "interrupts: 0x%04x\n", *intr_cause); in start_spi_intr_handling()
90 netdev_dbg(qca->net_dev, "acking int: 0x%04x\n", intr_cause); in end_spi_intr_handling()
112 ret = spi_sync(qca->spi_dev, &msg); in qcaspi_write_burst()
136 ret = spi_sync(qca->spi_dev, &msg); in qcaspi_write_legacy()
165 ret = spi_sync(qca->spi_dev, &msg); in qcaspi_read_burst()
[all …]
/linux/arch/powerpc/kernel/
H A Dl2cr_6xx.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 Copyright © 1997-1998 by PowerLogix R & D, Inc.
9 - First public release, contributed by PowerLogix.
12 - Terry: Made sure code disabled interrupts before running. (Previously
14 - Terry: Updated for tentative G4 support. 4MB of memory is now flushed
16 - Terry: Updated for workaround to HID0[DPM] processor bug
20 - Terry: Added isync to correct for an errata.
23 - DanM: Finally added the 7450 patch I've had for the past
29 Please e-mail updates to this file to me, thanks!
36 #include <asm/feature-fixups.h>
[all …]
/linux/drivers/gpu/host1x/
H A Dsyncpt.h1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * Copyright (c) 2010-2013, NVIDIA Corporation.
53 /* Initialize sync point array */
56 /* Free sync point array */
59 /* Return number of sync point supported. */
69 * Check sync point sanity. If max is larger than min, there have too many
70 * sync point increments.
72 * Client managed sync point are not tracked.
77 if (sp->client_managed) in host1x_syncpt_check_max()
80 return (s32)(max - real) >= 0; in host1x_syncpt_check_max()
[all …]
/linux/Documentation/devicetree/bindings/memory-controllers/
H A Dti,gpmc-child.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/memory-controllers/ti,gpmc-child.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Tony Lindgren <tony@atomide.com>
11 - Roger Quadros <rogerq@kernel.org>
24 gpmc,sync-clk-ps:
28 # Chip-select signal timings corresponding to GPMC_CONFIG2:
29 gpmc,cs-on-ns:
33 gpmc,cs-rd-off-ns:
[all …]

12345678910>>...48