Searched +full:sun5i +full:- +full:a13 +full:- +full:mbus (Results 1 – 9 of 9) sorted by relevance
/linux/drivers/soc/sunxi/ |
H A D | sunxi_mbus.c | 1 // SPDX-License-Identifier: GPL-2.0 5 #include <linux/dma-map-ops.h> 14 * connected to the MBUS, but since DRM will perform all the 18 "allwinner,sun4i-a10-display-engine", 19 "allwinner,sun5i-a10s-display-engine", 20 "allwinner,sun5i-a13-display-engine", 21 "allwinner,sun6i-a31-display-engine", 22 "allwinner,sun6i-a31s-display-engine", 23 "allwinner,sun7i-a20-display-engine", 24 "allwinner,sun8i-a23-display-engine", [all …]
|
/linux/Documentation/devicetree/bindings/arm/sunxi/ |
H A D | allwinner,sun4i-a10-mbus.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/arm/sunxi/allwinner,sun4i-a10-mbus.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner Memory Bus (MBUS) controller 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 The MBUS controller drives the MBUS that other devices in the SoC 19 Each device having to perform their DMA through the MBUS must have 20 the interconnects and interconnect-names properties set to the MBUS [all …]
|
/linux/Documentation/devicetree/bindings/clock/ |
H A D | allwinner,sun4i-a10-mbus-clk.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/clock/allwinner,sun4i-a10-mbus-clk.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A10 MBUS Clock 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 16 "#clock-cells": 21 - allwinner,sun5i-a13-mbus-clk 22 - allwinner,sun8i-a23-mbus-clk [all …]
|
/linux/arch/arm/boot/dts/allwinner/ |
H A D | sun5i.dtsi | 2 * Copyright 2012-2015 Maxime Ripard 4 * Maxime Ripard <maxime.ripard@free-electrons.com> 6 * This file is dual-licensed: you can use it either under the terms 45 #include <dt-bindings/clock/sun5i-ccu.h> 46 #include <dt-bindings/dma/sun4i-a10.h> 47 #include <dt-bindings/reset/sun5i-ccu.h> 50 interrupt-parent = <&intc>; 51 #address-cells = <1>; 52 #size-cells = <1>; 55 #address-cells = <1>; [all …]
|
/linux/Documentation/devicetree/bindings/display/ |
H A D | allwinner,sun4i-a10-display-frontend.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/display/allwinner,sun4i-a10-display-frontend.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 20 - allwinner,sun4i-a10-display-frontend 21 - allwinner,sun5i-a13-display-frontend 22 - allwinner,sun6i-a31-display-frontend 23 - allwinner,sun7i-a20-display-frontend [all …]
|
H A D | allwinner,sun4i-a10-display-backend.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/display/allwinner,sun4i-a10-display-backend.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 19 - allwinner,sun4i-a10-display-backend 20 - allwinner,sun5i-a13-display-backend 21 - allwinner,sun6i-a31-display-backend 22 - allwinner,sun7i-a20-display-backend [all …]
|
/linux/drivers/clk/sunxi/ |
H A D | clk-mod0.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 9 #include <linux/clk-provider.h> 15 #include "clk-factors.h" 18 * sun4i_a10_get_mod0_factors() - calculates m, n factors for MOD0-style clocks 29 if (req->rate > req->parent_rate) in sun4i_a10_get_mod0_factors() 30 req->rate = req->parent_rate; in sun4i_a10_get_mod0_factors() 32 div = DIV_ROUND_UP(req->parent_rate, req->rate); in sun4i_a10_get_mod0_factors() 45 req->rate = (req->parent_rate >> calcp) / calcm; in sun4i_a10_get_mod0_factors() 46 req->m = calcm - 1; in sun4i_a10_get_mod0_factors() 47 req->p = calcp; in sun4i_a10_get_mod0_factors() [all …]
|
/linux/arch/arm64/boot/dts/allwinner/ |
H A D | sun50i-a64.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/sun50i-a64-ccu.h> 7 #include <dt-bindings/clock/sun6i-rtc.h> 8 #include <dt-bindings/clock/sun8i-de2.h> 9 #include <dt-bindings/clock/sun8i-r-ccu.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/reset/sun50i-a64-ccu.h> 12 #include <dt-bindings/reset/sun8i-de2.h> 13 #include <dt-bindings/reset/sun8i-r-ccu.h> 14 #include <dt-bindings/thermal/thermal.h> [all …]
|
/linux/drivers/clk/sunxi-ng/ |
H A D | ccu-sun5i.c | 1 // SPDX-License-Identifier: GPL-2.0-only 6 #include <linux/clk-provider.h> 24 #include "ccu-sun5i.h" 34 .hw.init = CLK_HW_INIT("pll-core", 46 * With sigma-delta modulation for fractional-N on the audio PLL, 74 .hw.init = CLK_HW_INIT("pll-audio-base", 91 .hw.init = CLK_HW_INIT("pll-video0", 106 .hw.init = CLK_HW_INIT("pll-ve", 119 .hw.init = CLK_HW_INIT("pll-ddr-base", 126 static SUNXI_CCU_M(pll_ddr_clk, "pll-ddr", "pll-ddr-base", 0x020, 0, 2, [all …]
|