Home
last modified time | relevance | path

Searched full:stores (Results 1 – 25 of 1191) sorted by relevance

12345678910>>...48

/linux/Documentation/ABI/testing/
H A Dsysfs-bus-mei6 Description: Stores the same MODALIAS value emitted by uevent
13 Description: Stores mei client device name
20 Description: Stores mei client device uuid
27 Description: Stores mei client protocol version
34 Description: Stores mei client maximum number of connections
41 Description: Stores mei client fixed address, if any
48 Description: Stores mei client vtag support status
55 Description: Stores mei client maximum message length
H A Dsysfs-devices-platform-sh_mobile_lcdc_fb8 Stores the alpha blending value for the overlay. Values range
32 Stores the x,y overlay position on the display in pixels. The
42 Stores the raster operation (ROP3) for the overlay. Values
/linux/Documentation/core-api/
H A Drefcount-vs-atomic.rst42 stores (all po-earlier instructions) on the same CPU are completed
44 It also guarantees that all po-earlier stores on the same CPU
45 and all propagated stores from other CPUs must propagate to all
50 stores (all po-earlier instructions) on the same CPU are completed
52 stores on the same CPU and all propagated stores from other CPUs
58 stores (all po-later instructions) on the same CPU are
60 po-later stores on the same CPU must propagate to all other CPUs
67 then further stores are ordered against this operation.
68 Control dependency on stores are not implemented using any explicit
69 barriers, but rely on CPU not to speculate on stores. This is only
[all …]
/linux/tools/perf/arch/x86/util/
H A Dmem-events.c14 E("ldlat-stores", "%s/mem-stores/P", "mem-stores", false, 0),
20 E("ldlat-stores", "%s/mem-stores/P", "mem-stores", false, 0),
/linux/tools/memory-model/Documentation/
H A Dcontrol-dependencies.txt11 One such challenge is that control dependencies order only later stores.
31 However, stores are not speculated. This means that ordering is
43 the compiler might fuse the store to "b" with other stores. Worse yet,
60 identical stores on both branches of the "if" statement as follows:
104 guaranteed only when the stores differ, for example:
212 only to the stores in the then-clause and else-clause of the "if" statement
219 (*) Control dependencies can order prior loads against later stores.
221 Not prior loads against later loads, nor prior stores against
224 stores and later loads, smp_mb().
226 (*) If both legs of the "if" statement contain identical stores to
[all …]
H A Dexplanation.txt103 device, stores it in a buffer, and sets a flag to indicate the buffer
135 Thus, P0 stores the data in buf and then sets flag. Meanwhile, P1
141 This pattern of memory accesses, where one CPU stores values to two
198 it, as loads can obtain values only from earlier stores.
203 P1 must load 0 from buf before P0 stores 1 to it; otherwise r2
207 P0 stores 1 to buf before storing 1 to flag, since it executes
223 each CPU stores to its own shared location and then loads from the
271 W: P0 stores 1 to flag executes before
274 Z: P0 stores 1 to buf executes before
275 W: P0 stores 1 to flag.
[all …]
/linux/tools/perf/pmu-events/arch/x86/knightslanding/
H A Duncore-memory.json3 …"BriefDescription": "Counts the number of read requests and streaming stores that hit in MCDRAM ca…
12 …"BriefDescription": "Counts the number of read requests and streaming stores that hit in MCDRAM ca…
21 …"BriefDescription": "Counts the number of read requests and streaming stores that miss in MCDRAM c…
30 …"BriefDescription": "Counts the number of read requests and streaming stores that miss in MCDRAM c…
55 …id memory mode, this event counts all read requests as well as streaming stores that hit or miss i…
71 …hybrid. In cache and hybrid memory mode, this event counts all streaming stores, writebacks and, r…
/linux/tools/perf/util/
H A Dmem-events.h55 u32 store; /* count of all stores in trace */
56 u32 st_uncache; /* stores to uncacheable address */
58 u32 st_l1hit; /* count of stores that hit L1D */
59 u32 st_l1miss; /* count of stores that miss L1D */
60 u32 st_na; /* count of stores with memory level is not available */
83 u32 nomap; /* count of load/stores with no phys addrs */
/linux/arch/powerpc/include/asm/
H A Dbarrier.h19 * providing an ordering (separately) for (a) cacheable stores and (b)
20 * loads and stores to non-cacheable memory (e.g. I/O devices).
22 * mb() prevents loads and stores being reordered across this point.
24 * wmb() prevents stores being reordered across this point.
32 * doesn't order loads with respect to previous stores. Lwsync can be
109 * pmem_wmb() ensures that all stores for which the modification
/linux/arch/mips/include/asm/octeon/
H A Docteon.h211 * stores; if clear, SYNCWS and SYNCS only order
212 * unmarked stores. SYNCWSMARKED has no effect when
222 * loads/stores can use XKPHYS addresses with
225 /* R/W If set (and UX set), user-level loads/stores
229 * loads/stores can use XKPHYS addresses with
232 /* R/W If set (and UX set), user-level loads/stores
235 /* R/W If set, all stores act as SYNCW (NOMERGE must
238 /* R/W If set, no stores merge, and all stores reach
265 /* R/W If set, CVMSEG is available for loads/stores in
268 /* R/W If set, CVMSEG is available for loads/stores in
[all …]
/linux/tools/testing/selftests/kvm/x86_64/
H A Dpmu_event_filter_test.c57 uint64_t stores; member
422 const uint64_t stores = rdmsr(msr_base + 1); in masked_events_guest_test() local
433 pmc_results.stores = rdmsr(msr_base + 1) - stores; in masked_events_guest_test()
505 * For each test, the guest enables 3 PMU counters (loads, stores,
506 * loads + stores). The filter is then set in KVM with the masked events
527 .msg = "Only allow stores.",
536 .msg = "Only allow loads + stores.",
546 .msg = "Only allow loads and stores.",
557 .msg = "Only allow loads and loads + stores.",
567 .msg = "Only allow stores and loads + stores.",
[all …]
/linux/tools/arch/powerpc/include/asm/
H A Dbarrier.h15 * providing an ordering (separately) for (a) cacheable stores and (b)
16 * loads and stores to non-cacheable memory (e.g. I/O devices).
18 * mb() prevents loads and stores being reordered across this point.
20 * wmb() prevents stores being reordered across this point.
/linux/arch/sparc/kernel/
H A Ddtlb_prot.S12 * [TL == 0] 1) User stores to readonly pages.
13 * [TL == 0] 2) Nucleus stores to user readonly pages.
14 * [TL > 0] 3) Nucleus stores to user readonly stack frame.
20 membar #Sync ! Synchronize stores
/linux/arch/sparc/lib/
H A DM7memset.S32 * For small 6 or fewer bytes stores, bytes will be stored.
34 * For less than 32 bytes stores, align the address on 4 byte boundary.
41 * Using BIS stores, set the first long word of each
46 * Using BIS stores, set the first long word of each of
66 * similar to prefetching for normal stores.
71 * BIS stores must be followed by a membar #StoreStore. The benefit of
79 * store and the final stores.
167 ! Use long word stores.
179 and %o2, 63, %o3 ! %o3 = bytes left after blk stores.
187 ! initial cache-clearing stores
/linux/tools/perf/arch/powerpc/util/
H A Dmem-events.c10 E("ldlat-stores", "%s/mem-stores/", "mem-stores", false, 0),
/linux/tools/perf/pmu-events/arch/powerpc/power10/
H A Dtranslation.json10 …efDescription": "Stores completed from S2Q (2nd-level store queue). This event includes regular st…
/linux/tools/include/linux/
H A Drefcount.h25 * future stores against the inc, this ensures we'll never modify the object
29 * stores will be issued before, it also provides a control dependency, which
33 * succeeded. This means the stores aren't fully ordered, but this is fine
73 * and thereby orders future stores. See the comment on top.
116 * Provides release memory ordering, such that prior loads and stores are done
/linux/tools/perf/pmu-events/arch/x86/meteorlake/
H A Dvirtual-memory.json122 …Counts the number of first level TLB misses but second level hits due to stores that did not start…
131 "BriefDescription": "Stores that miss the DTLB and hit the STLB.",
135 …"PublicDescription": "Counts stores that miss the DTLB (Data TLB) and hit the STLB (2nd Level TLB)…
165 …n": "Counts completed page walks (all page sizes) caused by demand data stores. This implies it m…
175 …"PublicDescription": "Counts completed page walks (1G sizes) caused by demand data stores. This i…
185 …"PublicDescription": "Counts the number of page walks completed due to stores whose address transl…
195 …tion": "Counts completed page walks (2M/4M sizes) caused by demand data stores. This implies addr…
205 …"PublicDescription": "Counts the number of page walks completed due to stores whose address transl…
215 …"PublicDescription": "Counts completed page walks (4K sizes) caused by demand data stores. This i…
221 …ounts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle.",
[all …]
/linux/include/linux/
H A Drefcount.h73 * future stores against the inc, this ensures we'll never modify the object
77 * stores will be issued before, it also provides a control dependency, which
81 * succeeded. This means the stores aren't fully ordered, but this is fine
167 * and thereby orders future stores. See the comment on top.
204 * and thereby orders future stores. See the comment on top.
230 * and thereby orders future stores. See the comment on top.
289 * Provides release memory ordering, such that prior loads and stores are done
317 * Provides release memory ordering, such that prior loads and stores are done
346 * Provides release memory ordering, such that prior loads and stores are done
/linux/include/uapi/sound/
H A Dsnd_sst_tokens.h34 * %SKL_TKN_U8_CORE_ID: Stores module affinity value.Can take
65 * %SKL_TKN_U16_PIN_INST_ID: Stores the pin instance id
67 * %SKL_TKN_U16_MOD_INST_ID: Stores the mdule instance id
73 * %SKL_TKN_U32_OBS: Stores Output Buffer size
75 * %SKL_TKN_U32_IBS: Stores input buffer size
84 * %SKL_TKN_U32_PIPE_ID: Stores the pipe id
/linux/arch/mips/include/asm/
H A Dsync.h33 * loads or stores. By way of example, if we only care that stores older
34 * than a barrier are observed prior to stores that are younger than a
36 * ordering barrier can be used. Limiting the barrier's effects to stores
38 * make progress faster than if younger loads had to wait for older stores
79 * stores, but instead causes synchronization of an icache or TLB global
/linux/fs/romfs/
H A DKconfig20 # Select the backing stores to be supported
23 prompt "RomFS backing stores"
27 Select the backing stores to be supported.
/linux/drivers/net/wwan/iosm/
H A Diosm_ipc_pm.c76 /* Complete all memory stores before setting bit */ in ipc_pm_wait_for_device_active()
84 /* Complete all memory stores after setting bit */ in ipc_pm_wait_for_device_active()
99 /* Complete all memory stores before clearing bit */ in ipc_pm_wait_for_device_active()
107 /* Complete all memory stores after clearing bit */ in ipc_pm_wait_for_device_active()
319 /* Complete all memory stores before clearing bit */ in ipc_pm_init()
324 /* Complete all memory stores after clearing bit */ in ipc_pm_init()
/linux/tools/perf/pmu-events/arch/x86/emeraldrapids/
H A Dvirtual-memory.json67 "BriefDescription": "Stores that miss the DTLB and hit the STLB.",
71 …"PublicDescription": "Counts stores that miss the DTLB (Data TLB) and hit the STLB (2nd Level TLB)…
90 …n": "Counts completed page walks (all page sizes) caused by demand data stores. This implies it m…
99 …"PublicDescription": "Counts completed page walks (1G sizes) caused by demand data stores. This i…
108 …tion": "Counts completed page walks (2M/4M sizes) caused by demand data stores. This implies addr…
117 …"PublicDescription": "Counts completed page walks (4K sizes) caused by demand data stores. This i…
/linux/tools/perf/pmu-events/arch/x86/sapphirerapids/
H A Dvirtual-memory.json67 "BriefDescription": "Stores that miss the DTLB and hit the STLB.",
71 …"PublicDescription": "Counts stores that miss the DTLB (Data TLB) and hit the STLB (2nd Level TLB)…
90 …n": "Counts completed page walks (all page sizes) caused by demand data stores. This implies it m…
99 …"PublicDescription": "Counts completed page walks (1G sizes) caused by demand data stores. This i…
108 …tion": "Counts completed page walks (2M/4M sizes) caused by demand data stores. This implies addr…
117 …"PublicDescription": "Counts completed page walks (4K sizes) caused by demand data stores. This i…

12345678910>>...48