Searched +full:stm32f469 +full:- +full:qspi (Results 1 – 3 of 3) sorted by relevance
| /linux/Documentation/devicetree/bindings/spi/ |
| H A D | st,stm32-qspi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/spi/st,stm32-qspi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: STMicroelectronics STM32 Quad Serial Peripheral Interface (QSPI)
10 - Christophe Kerello <christophe.kerello@foss.st.com>
11 - Patrice Chotard <patrice.chotard@foss.st.com>
14 - $ref: spi-controller.yaml#
18 const: st,stm32f469-qspi
22 - description: registers
[all …]
|
| /linux/drivers/clk/ |
| H A D | clk-stm32f4.c | 1 // SPDX-License-Identifier: GPL-2.0-only
5 * Inspired by clk-asm9260.c .
8 #include <linux/clk-provider.h>
25 #include <dt-bindings/clock/stm32fx-clock.h>
42 #define NONE -1
167 { STM32F4_RCC_AHB3ENR, 1, "qspi", "ahb_div",
248 { STM32F4_RCC_AHB3ENR, 1, "qspi", "ahb_div",
323 { STM32F4_RCC_AHB3ENR, 1, "qspi", "ahb_div",
403 * The APBx dividers are power-of-two dividers and, if *not* running in 1:1
420 if (readl(base + STM32F4_RCC_CFGR) & BIT(am->bit_idx)) in clk_apb_mul_recalc_rate()
[all …]
|
| /linux/arch/arm/boot/dts/st/ |
| H A D | stm32mp131.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2021 - All Rights Reserved
6 #include <dt-bindings/interrupt-controller/arm-gic.h>
7 #include <dt-bindings/clock/stm32mp13-clks.h>
8 #include <dt-bindings/reset/stm32mp13-resets.h>
11 #address-cells = <1>;
12 #size-cells = <1>;
15 #address-cells = <1>;
16 #size-cells = <0>;
19 compatible = "arm,cortex-a7";
[all …]
|