Home
last modified time | relevance | path

Searched +full:spi +full:- +full:bus (Results 1 – 25 of 1019) sorted by relevance

12345678910>>...41

/freebsd/share/man/man4/
H A Dspigen.431 .Nd SPI generic I/O device driver
36 .Bd -ragged -offset indent
37 .Cd "device spi"
45 .Bd -literal -offset indent
51 driver provides direct access to a slave device on the SPI bus.
54 device is associated with a single chip-select
55 line on the bus, and all I/O performed through that instance is done
56 with that chip-select line asserted.
58 SPI data transfers are inherently bi-directional; there are no separate
71 driver provides access to the SPI slave device with the following
[all …]
H A Dmx25l.430 .Nd driver for SpiFlash(tm) compatible non-volatile storage devices
35 .Bd -ragged -offset indent
42 .Bd -literal -offset indent
48 driver provides support for the family of non-volatile storage
63 .Pa /dev/flash/spi? .
72 .Bl -bullet -compact
134 of the SPI bus controller node.
140 The most commonly-used ones are documented below.
145 .Bl -tag -width indent
147 Must be the string "jedec,spi-nor".
[all …]
H A Dat45d.430 .Nd driver for DataFlash(tm) non-volatile storage devices
35 .Bd -ragged -offset indent
42 .Bd -literal -offset indent
48 driver provides support for the family of non-volatile storage
53 driver supports only the SPI bus versions of each AT45DB device,
75 .Bl -bullet -compact
101 of the SPI bus controller node.
107 The most commonly-used ones are documented below.
112 .Bl -tag -width indent
117 .It Va spi-max-frequency
[all …]
/freebsd/sys/contrib/device-tree/Bindings/spi/
H A Dspi-peripheral-props.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/spi/spi-peripheral-props.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Peripheral-specific properties for a SPI bus.
10 Many SPI controllers need to add properties to peripheral devices. They could
11 be common properties like spi-max-frequency, spi-cpha, etc. or they could be
13 need to be defined in the peripheral node because they are per-peripheral and
19 - Mark Brown <broonie@kernel.org>
27 - minimum: 0
[all …]
H A Dmediatek,spi-mtk-snfi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/spi/mediatek,spi-mtk-snfi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: SPI-NAND flash controller for MediaTek ARM SoCs
10 - Chuanhong Guo <gch981213@gmail.com>
13 The Mediatek SPI-NAND flash controller is an extended version of
14 the Mediatek NAND flash controller. It can perform standard SPI
15 instructions with one continuous write and one read for up-to 0xa0
16 bytes. It also supports typical SPI-NAND page cache operations
[all …]
H A Dspi-samsung.txt1 * Samsung SPI Controller
3 The Samsung SPI controller is used to interface with various devices such as flash
4 and display controllers using the SPI communication interface.
8 - compatible: should be one of the following.
9 - samsung,s3c2443-spi: for s3c2443, s3c2416 and s3c2450 platforms
10 - samsung,s3c6410-spi: for s3c6410 platforms
11 - samsung,s5pv210-spi: for s5pv210 and s5pc110 platforms
12 - samsung,exynos5433-spi: for exynos5433 compatible controllers
13 - samsung,exynos7-spi: for exynos7 platforms <DEPRECATED>
15 - reg: physical base address of the controller and length of memory mapped
[all …]
H A Dspi-fsl-qspi.txt4 - compatible : Should be "fsl,vf610-qspi", "fsl,imx6sx-qspi",
5 "fsl,imx7d-qspi", "fsl,imx6ul-qspi",
6 "fsl,ls1021a-qspi", "fsl,ls2080a-qspi"
8 "fsl,ls1043a-qspi" followed by "fsl,ls1021a-qspi"
9 - reg : the first contains the register location and length,
11 - reg-names: Should contain the reg names "QuadSPI" and "QuadSPI-memory"
12 - interrupts : Should contain the interrupt for the device
13 - clocks : The clocks needed by the QuadSPI controller
14 - clock-names : Should contain the name of the clocks: "qspi_en" and "qspi".
16 Required SPI slave node properties:
[all …]
H A Dspi-lantiq-ssc.txt1 Lantiq Synchronous Serial Controller (SSC) SPI master driver
4 - compatible: "lantiq,ase-spi", "lantiq,falcon-spi", "lantiq,xrx100-spi",
5 "intel,lgm-spi"
6 - #address-cells: see spi-bus.txt
7 - #size-cells: see spi-bus.txt
8 - reg: address and length of the spi master registers
9 - interrupts:
10 For compatible "intel,lgm-ssc" - the common interrupt number for
18 - clocks: spi clock phandle
19 - num-cs: see spi-bus.txt, set to 8 if unset
[all …]
H A Dqcom,spi-geni-qcom.txt1 GENI based Qualcomm Universal Peripheral (QUP) Serial Peripheral Interface (SPI)
4 (an output FIFO and an input FIFO) for serial peripheral interface (SPI)
5 mini-core.
7 SPI in master mode supports up to 50MHz, up to four chip selects, programmable
11 - compatible: Must contain "qcom,geni-spi".
12 - reg: Must contain SPI register location and length.
13 - interrupts: Must contain SPI controller interrupts.
14 - clock-names: Must contain "se".
15 - clocks: Serial engine core clock needed by the device.
16 - #address-cells: Must be <1> to define a chip select address on
[all …]
H A Dallwinner,sun6i-a31-spi.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/spi/allwinner,sun6i-a31-spi
[all...]
H A Dnvidia,tegra210-quad.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/spi/nvidia,tegra210-qua
[all...]
H A Daspeed,ast2600-fmc.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/spi/aspeed,ast2600-fmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chin-Ting Kuo <chin-ting_kuo@aspeedtech.com>
11 - Cédric Le Goater <clg@kaod.org>
15 SPI) of the AST2400, AST2500 and AST2600 SOCs.
18 - $ref: spi-controller.yaml#
23 - aspeed,ast2600-fmc
24 - aspeed,ast2600-spi
[all …]
H A Dspi-sprd-adi.txt3 ADI is the abbreviation of Anolog-Digital interface, which is used to access
4 analog chip (such as PMIC) from digital chip. ADI controller follows the SPI
5 framework for its hardware implementation is alike to SPI bus and its timing
6 is compatile to SPI timing.
16 Thus we introduce one property named "sprd,hw-channels" to configure hardware
21 Since we have multi-subsystems will use unique ADI to access analog chip, when
34 - compatible: Should be "sprd,sc9860-adi".
35 - reg: Offset and length of ADI-SPI controller register space.
36 - #address-cells: Number of cells required to define a chip select address
37 on the ADI-SPI bus. Should be set to 1.
[all …]
/freebsd/sys/contrib/device-tree/src/arm/aspeed/
H A Dibm-power10-dual.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
7 #address-cells = <2>;
8 #size-cells = <0>;
10 cfam-reset-gpios = <&gpio0 ASPEED_GPIO(Q, 0) GPIO_ACTIVE_HIGH>;
14 #address-cells = <1>;
15 #size-cells = <1>;
16 chip-id = <0>;
24 compatible = "ibm,fsi-i2c-master";
26 #address-cells = <1>;
27 #size-cells = <0>;
[all …]
H A Daspeed-g6.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
4 #include <dt-bindings/interrupt-controller/arm-gic.h>
5 #include <dt-bindings/interrupt-controller/aspeed-scu-ic.h>
6 #include <dt-bindings/clock/ast2600-clock.h>
11 #address-cells = <1>;
12 #size-cells = <1>;
13 interrupt-parent = <&gic>;
47 #address-cells = <1>;
48 #size-cells = <0>;
49 enable-method = "aspeed,ast2600-smp";
[all …]
H A Dibm-power11-quad.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
125 #address-cells = <2>;
126 #size-cells = <0>;
128 bus-frequency = <100000000>;
129 cfam-reset-gpios = <&gpio0 ASPEED_GPIO(Q, 0) GPIO_ACTIVE_HIGH>;
133 #address-cells = <1>;
134 #size-cells = <1>;
135 chip-id = <0>;
138 compatible = "ibm,p9-scom";
143 compatible = "ibm,i2c-fsi";
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dfsl-ls1088a-qds.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
11 /dts-v1/;
13 #include "fsl-ls1088a.dtsi"
17 compatible = "fsl,ls1088a-qds", "fsl,ls1088a";
21 bus-num = <0>;
25 #address-cells = <1>;
26 #size-cells = <1>;
27 compatible = "jedec,spi-nor";
29 spi-max-frequency = <1000000>;
33 #address-cells = <1>;
[all …]
H A Dfsl-ls1028a-qds.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
11 /dts-v1/;
13 #include "fsl-ls1028a.dtsi"
17 compatible = "fsl,ls1028a-qds", "fsl,ls1028a";
32 stdout-path = "serial0:115200n8";
40 sys_mclk: clock-mclk {
41 compatible = "fixed-clock";
42 #clock-cells = <0>;
43 clock-frequency = <25000000>;
46 reg_1p8v: regulator-1p8v {
[all …]
H A Dfsl-ls2081a-rdb.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
11 /dts-v1/;
13 #include "fsl-ls2088a.dtsi"
17 compatible = "fsl,ls2081a-rdb", "fsl,ls2081a";
25 stdout-path = "serial1:115200n8";
33 compatible = "jedec,spi-nor";
34 #address-cells = <1>;
35 #size-cells = <1>;
36 spi-max-frequency = <3000000>;
51 #address-cells = <1>;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/net/
H A Dmicrel,ks8851.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Micrel KS8851 Ethernet MAC (SPI and Parallel bus options)
10 - Marek Vasut <marex@denx.de>
15 - micrel,ks8851 # SPI bus option
16 - micrel,ks8851-mll # Parallel bus option
24 - description: SPI or Parallel bus hardware address
25 - description: Parallel bus command mode address
27 reset-gpios:
[all …]
/freebsd/sys/contrib/device-tree/Bindings/bus/
H A Dmoxtet.txt1 Turris Mox module status and configuration bus (over SPI)
4 - compatible : Should be "cznic,moxtet"
5 - #address-cells : Has to be 1
6 - #size-cells : Has to be 0
7 - spi-cpol : Required inverted clock polarity
8 - spi-cpha : Required shifted clock phase
9 - interrupts : Must contain reference to the shared interrupt line
10 - interrupt-controller : Required
11 - #interrupt-cells : Has to be 1
13 For other required and optional properties of SPI slave nodes please refer to
[all …]
/freebsd/sys/contrib/device-tree/Bindings/iio/adc/
H A Dti-adc084s021.txt4 - compatible : Must be "ti,adc084s021"
5 - reg : SPI chip select number for the device
6 - vref-supply : The regulator supply for ADC reference voltage
7 - spi-cpol : Per spi-bus bindings
8 - spi-cpha : Per spi-bus bindings
9 - spi-max-frequency : Per spi-bus bindings
15 vref-supply = <&adc_vref>;
16 spi-cpol;
17 spi-cpha;
18 spi-max-frequency = <16000000>;
/freebsd/sys/contrib/device-tree/Bindings/iio/pressure/
H A Dzpa2326.txt3 Pressure sensor from Murata with SPI and I2C bus interfaces.
6 - compatible: "murata,zpa2326"
7 - reg: the I2C address or SPI chip select the device will respond to
9 Recommended properties for SPI bus usage:
10 - spi-max-frequency: maximum SPI bus frequency as documented in
11 Documentation/devicetree/bindings/spi/spi-bus.txt
14 - vref-supply: an optional regulator that needs to be on to provide VREF
16 - vdd-supply: an optional regulator that needs to be on to provide VDD
18 - interrupts: interrupt mapping for IRQ as documented in
19 Documentation/devicetree/bindings/interrupt-controller/interrupts.txt
[all …]
/freebsd/sys/contrib/device-tree/Bindings/mtd/
H A Dnxp-spifi.txt1 * NXP SPI Flash Interface (SPIFI)
3 NXP SPIFI is a specialized SPI interface for serial Flash devices.
4 It supports one Flash device with 1-, 2- and 4-bits width in SPI
10 - compatible : Should be "nxp,lpc1773-spifi"
11 - reg : the first contains the register location and length,
13 - reg-names: Should contain the reg names "spifi" and "flash"
14 - interrupts : Should contain the interrupt for the device
15 - clocks : The clocks needed by the SPIFI controller
16 - clock-names : Should contain the clock names "spifi" and "reg"
19 - resets : phandle + reset specifier
[all …]
/freebsd/sys/dev/spibus/
H A Dofw_spibus.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
34 #include <sys/bus.h>
42 #include <dev/spibus/spi.h>
60 static const struct ofw_bus_devinfo *ofw_spibus_get_devinfo(device_t bus,
67 if (ofw_bus_get_node(dev) == -1) in ofw_spibus_probe()
69 device_set_desc(dev, "OFW SPI bus"); in ofw_spibus_probe()
84 sc->dev = dev; in ofw_spibus_attach()
95 * Try to get the CS number first from the spi-chipselect in ofw_spibus_attach()
98 if (OF_getencprop(child, "spi-chipselect", &paddr, in ofw_spibus_attach()
[all …]

12345678910>>...41