Home
last modified time | relevance | path

Searched +full:sot +full:- +full:5 +full:x3 (Results 1 – 3 of 3) sorted by relevance

/linux/Documentation/devicetree/bindings/iio/light/
H A Dti,opt4001.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Stefan Windfeldt-Prytz <stefan.windfeldt-prytz@axis.com>
15 Picostar is a 4 pinned SMT and sot-5x3 is a 8 pinned SOT.
21 - ti,opt4001-picostar
22 - ti,opt4001-sot-5x3
30 vdd-supply:
34 - compatible
35 - reg
[all …]
/linux/drivers/gpu/drm/tegra/
H A Ddsi.c1 // SPDX-License-Identifier: GPL-2.0-only
31 #include "mipi-phy.h"
82 /* for ganged-mode support */
105 return to_dsi_state(dsi->output.connector.state); in tegra_dsi_get_state()
110 u32 value = readl(dsi->regs + (offset << 2)); in tegra_dsi_readl()
112 trace_dsi_readl(dsi->dev, offset, value); in tegra_dsi_readl()
120 trace_dsi_writel(dsi->dev, offset, value); in tegra_dsi_writel()
121 writel(value, dsi->regs + (offset << 2)); in tegra_dsi_writel()
202 struct drm_info_node *node = s->private; in tegra_dsi_show_regs()
203 struct tegra_dsi *dsi = node->info_ent->data; in tegra_dsi_show_regs()
[all …]
/linux/drivers/net/ethernet/chelsio/cxgb4/
H A Dt4_hw.c4 * Copyright (c) 2003-2016 Chelsio Communications, Inc. All rights reserved.
16 * - Redistributions of source code must retain the above
20 * - Redistributions in binary form must reproduce the above
43 * t4_wait_op_done_val - wait until an operation is completed
46 * @mask: a single-bit field within @reg that indicates completion
55 * operation completes and -EAGAIN otherwise.
68 if (--attempts == 0) in t4_wait_op_done_val()
69 return -EAGAIN; in t4_wait_op_done_val()
83 * t4_set_reg_field - set a register field to a value
102 * t4_read_indirect - read indirectly addressed registers
[all …]