Home
last modified time | relevance | path

Searched +full:sophgo +full:- +full:doc (Results 1 – 5 of 5) sorted by relevance

/linux/Documentation/devicetree/bindings/iio/adc/
H A Dsophgo,cv1800b-saradc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/sophgo,cv1800b-saradc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 Sophgo CV1800B SoC 3 channels Successive Approximation Analog to
12 - Thomas Bonnefille <thomas.bonnefille@bootlin.com>
15 Datasheet at https://github.com/sophgo/sophgo-doc/releases
19 const: sophgo,cv1800b-saradc
30 '#address-cells':
33 '#size-cells':
[all …]
/linux/Documentation/devicetree/bindings/rtc/
H A Dsophgo,cv1800b-rtc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/rtc/sophgo,cv1800b-rtc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Real Time Clock of the Sophgo CV1800 SoC
11 contains a 32KHz oscillator and a Power-On-Reset (POR) sub-module, which can
14 power-on, power-off and reset.
22 https://github.com/sophgo/sophgo-doc/tree/main/SG200X/TRM
25 - sophgo@lists.linux.dev
28 - $ref: /schemas/rtc/rtc.yaml#
[all …]
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dsophgo,cv1800-pinctrl.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/sophgo,cv1800-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Sophgo CV1800 Pin Controller
10 - Inochi Amaoto <inochiama@outlook.com>
15 - sophgo,cv1800b-pinctrl
16 - sophgo,cv1812h-pinctrl
17 - sophgo,sg2000-pinctrl
18 - sophgo,sg2002-pinctrl
[all …]
/linux/drivers/pwm/
H A Dpwm-sophgo-sg2042.c1 // SPDX-License-Identifier: GPL-2.0
3 * Sophgo SG2042 PWM Controller Driver
5 * Copyright (C) 2024 Sophgo Technology Inc.
9 * - After reset, the output of the PWM channel is always high.
11 * - When HLPERIOD or PERIOD is reconfigured, PWM will start to
14 * - When PERIOD and HLPERIOD is set to 0, the PWM wave output will
16 * - SG2044 supports both polarities, SG2042 only normal polarity.
18 * [1]:https://github.com/sophgo/sophgo-doc/tree/main/SG2042/TRM
52 * struct sg2042_pwm_ddata - private driver data
72 void __iomem *base = ddata->base; in pwm_sg2042_config()
[all …]
/linux/
H A DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
46 N: [^a-z]tegra all files whose path contains tegra
64 ----------------
83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)
85 L: linux-scsi@vger.kernel.org
88 F: drivers/scsi/3w-*
[all …]