Home
last modified time | relevance | path

Searched +full:snoop +full:- +full:ports (Results 1 – 25 of 68) sorted by relevance

123

/linux/Documentation/devicetree/bindings/mfd/
H A Daspeed-lpc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/mfd/aspeed-lpc.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Andrew Jeffery <andrew@aj.id.au>
12 - Chia-Wei Wang <chiawei_wang@aspeedtech.com>
15 The LPC bus is a means to bridge a host CPU to a number of low-bandwidth
21 The LPC controller is represented as a multi-function device to account for the
27 as LPC firmware hub cycles, configuration of the LPC-to-AHB mapping, UART
28 management and bus snoop configuration.
[all …]
/linux/tools/perf/pmu-events/arch/x86/jaketown/
H A Dcache.json11 …"BriefDescription": "Cache lines in M state evicted out of L1D due to Snoop HitM or dirty line rep…
36 …on": "Cycles when dispatched loads are cancelled due to L1D bank conflicts with other load ports.",
113 …on": "Count the number of modified Lines evicted from L1 and missed L2. (Non-rejected WBs from the…
386 "BriefDescription": "Core-originated cacheable demand requests missed LLC.",
394 "BriefDescription": "Core-originated cacheable demand requests that refer to LLC.",
402 …iption": "Retired load uops which data sources were LLC and cross-core snoop hits in on-pkg core c…
406 …-level cache (L3) and were found in a non-modified state in a neighboring core's private cache (sa…
415 …-level cache (L3) and were found in a non-modified state in a neighboring core's private cache (sa…
420 …n": "Retired load uops which data sources were LLC hit and cross-core snoop missed in on-pkg core …
436 "BriefDescription": "Data from local DRAM either Snoop not needed or Snoop Miss (RspI)",
[all …]
/linux/tools/perf/pmu-events/arch/x86/sandybridge/
H A Dcache.json11 …"BriefDescription": "Cache lines in M state evicted out of L1D due to Snoop HitM or dirty line rep…
36 …on": "Cycles when dispatched loads are cancelled due to L1D bank conflicts with other load ports.",
113 …on": "Count the number of modified Lines evicted from L1 and missed L2. (Non-rejected WBs from the…
386 "BriefDescription": "Core-originated cacheable demand requests missed LLC.",
394 "BriefDescription": "Core-originated cacheable demand requests that refer to LLC.",
402 …d load uops which data sources were LLC and cross-core snoop hits in on-pkg core cache. (Precise E…
407 …-level cache (L3) and were found in a non-modified state in a neighboring core's private cache (sa…
412 …Retired load uops which data sources were HitM responses from shared LLC. (Precise Event - PEBS).",
417 …-level cache (L3) and were found in a non-modified state in a neighboring core's private cache (sa…
422 …d uops which data sources were LLC hit and cross-core snoop missed in on-pkg core cache. (Precise …
[all …]
/linux/arch/arm/boot/dts/aspeed/
H A Daspeed-bmc-inventec-transformers.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
4 /dts-v1/;
6 #include "aspeed-g6.dtsi"
7 #include "aspeed-g6-pinctrl.dtsi"
8 #include <dt-bindings/i2c/i2c.h>
9 #include <dt-bindings/gpio/aspeed-gpio.h>
13 compatible = "inventec,transformer-bmc", "aspeed,ast2600";
20 stdout-path = &uart5;
30 compatible = "gpio-leds";
49 ethphy0: ethernet-phy@0 {
[all …]
H A Daspeed-bmc-opp-lanyang.dts1 // SPDX-License-Identifier: GPL-2.0+
3 /dts-v1/;
5 #include "aspeed-g5.dtsi"
6 #include <dt-bindings/gpio/aspeed-gpio.h>
10 compatible = "inventec,lanyang-bmc", "aspeed,ast2500";
13 stdout-path = &uart5;
21 reserved-memory {
22 #address-cells = <1>;
23 #size-cells = <1>;
27 no-map;
[all …]
H A Daspeed-bmc-inventec-starscream.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
4 /dts-v1/;
6 #include "aspeed-g6.dtsi"
7 #include "aspeed-g6-pinctrl.dtsi"
8 #include <dt-bindings/i2c/i2c.h>
9 #include <dt-bindings/gpio/aspeed-gpio.h>
13 compatible = "inventec,starscream-bmc", "aspeed,ast2600";
20 stdout-path = &uart5;
28 reserved-memory {
29 #address-cells = <1>;
[all …]
H A Daspeed-bmc-amd-daytonax.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include "aspeed-g5.dtsi"
5 #include <dt-bindings/gpio/aspeed-gpio.h>
6 #include <dt-bindings/interrupt-controller/irq.h>
10 compatible = "amd,daytonax-bmc", "aspeed,ast2500";
16 reserved-memory {
17 #address-cells = <1>;
18 #size-cells = <1>;
24 compatible = "shared-dma-pool";
[all …]
H A Daspeed-bmc-amd-ethanolx.dts1 // SPDX-License-Identifier: GPL-2.0
4 /dts-v1/;
6 #include "aspeed-g5.dtsi"
7 #include <dt-bindings/gpio/aspeed-gpio.h>
8 #include <dt-bindings/interrupt-controller/irq.h>
12 compatible = "amd,ethanolx-bmc", "aspeed,ast2500";
18 reserved-memory {
19 #address-cells = <1>;
20 #size-cells = <1>;
26 compatible = "shared-dma-pool";
[all …]
H A Daspeed-bmc-asrock-spc621d8hm3.dts1 // SPDX-License-Identifier: GPL-2.0+
2 /dts-v1/;
4 #include "aspeed-g5.dtsi"
5 #include <dt-bindings/gpio/aspeed-gpio.h>
6 #include <dt-bindings/i2c/i2c.h>
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/leds/common.h>
12 compatible = "asrock,spc621d8hm3-bmc", "aspeed,ast2500";
22 stdout-path = &uart5;
30 compatible = "gpio-leds";
[all …]
H A Daspeed-bmc-asrock-x570d4u.dts1 // SPDX-License-Identifier: GPL-2.0+
2 /dts-v1/;
3 #include "aspeed-g5.dtsi"
4 #include <dt-bindings/gpio/aspeed-gpio.h>
5 #include <dt-bindings/leds/common.h>
9 compatible = "asrock,x570d4u-bmc", "aspeed,ast2500";
19 stdout-path = &uart5;
26 reserved-memory {
27 #address-cells = <1>;
28 #size-cells = <1>;
[all …]
H A Daspeed-bmc-quanta-q71l.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
3 #include "aspeed-g4.dtsi"
4 #include <dt-bindings/gpio/aspeed-gpio.h>
8 compatible = "quanta,q71l-bmc", "aspeed,ast2400";
30 stdout-path = &uart5;
38 reserved-memory {
39 #address-cells = <1>;
40 #size-cells = <1>;
44 no-map;
[all …]
H A Daspeed-g4.dtsi1 // SPDX-License-Identifier: GPL-2.0+
2 #include <dt-bindings/clock/aspeed-clock.h>
7 #address-cells = <1>;
8 #size-cells = <1>;
9 interrupt-parent = <&vic>;
35 #address-cells = <1>;
36 #size-cells = <0>;
39 compatible = "arm,arm926ej-s";
51 compatible = "simple-bus";
52 #address-cells = <1>;
[all …]
H A Daspeed-bmc-tyan-s8036.dts1 // SPDX-License-Identifier: GPL-2.0+
2 /dts-v1/;
4 #include "aspeed-g5.dtsi"
5 #include <dt-bindings/gpio/aspeed-gpio.h>
6 #include <dt-bindings/interrupt-controller/irq.h>
10 compatible = "tyan,s8036-bmc", "aspeed,ast2500";
13 stdout-path = &uart5;
22 reserved-memory {
23 #address-cells = <1>;
24 #size-cells = <1>;
[all …]
H A Daspeed-bmc-facebook-tiogapass.dts1 // SPDX-License-Identifier: GPL-2.0+
4 /dts-v1/;
6 #include "aspeed-g5.dtsi"
7 #include <dt-bindings/gpio/aspeed-gpio.h>
8 #include <dt-bindings/i2c/i2c.h>
12 compatible = "facebook,tiogapass-bmc", "aspeed,ast2500";
39 stdout-path = &uart5;
47 iio-hwmon {
48 compatible = "iio-hwmon";
49 io-channels = <&adc 0>, <&adc 1>, <&adc 2>, <&adc 3>,
[all …]
/linux/arch/powerpc/platforms/44x/
H A Dsoc.c1 // SPDX-License-Identifier: GPL-2.0-or-later
9 * Copyright (c) 2003 - 2006 Zultys Technologies
22 #include <asm/dcr-regs.h>
29 * L2-cache
83 np = of_find_compatible_node(NULL, NULL, "ibm,l2-cache"); in ppc4xx_l2c_probe()
88 prop = of_get_property(np, "cache-size", NULL); in ppc4xx_l2c_probe()
90 printk(KERN_ERR "%pOF: Can't get cache-size!\n", np); in ppc4xx_l2c_probe()
92 return -ENODEV; in ppc4xx_l2c_probe()
97 dcrreg = of_get_property(np, "dcr-reg", &len); in ppc4xx_l2c_probe()
101 return -ENODEV; in ppc4xx_l2c_probe()
[all …]
/linux/drivers/ntb/hw/idt/
H A Dntb_hw_idt.h7 * Copyright (C) 2016-2018 T-Platforms JSC All Rights Reserved.
36 * IDT PCIe-switch NTB Linux driver
39 * Serge Semin <fancer.lancer@gmail.com>, <Sergey.Semin@t-platforms.ru>
55 * the supported IDT PCIe-switches
66 * IDT PCIe-switches device IDs
78 * NT-function Configuration Space registers
79 * NOTE 1) The IDT PCIe-switch internal data is little-endian
83 * with byte-enables corresponding to their native size or
86 * So to simplify the driver code, there is only DWORD-sized read/write
107 /* IDT Proprietary NT-port-specific registers */
[all …]
/linux/arch/mips/pci/
H A Dpcie-octeon.c17 #include <asm/octeon/cvmx-npei-defs.h>
18 #include <asm/octeon/cvmx-pciercx-defs.h>
19 #include <asm/octeon/cvmx-pescx-defs.h>
20 #include <asm/octeon/cvmx-pexp-defs.h>
21 #include <asm/octeon/cvmx-pemx-defs.h>
22 #include <asm/octeon/cvmx-dpi-defs.h>
23 #include <asm/octeon/cvmx-sli-defs.h>
24 #include <asm/octeon/cvmx-sriox-defs.h>
25 #include <asm/octeon/cvmx-helper-errata.h>
26 #include <asm/octeon/pci-octeon.h>
[all …]
H A Dpci-octeon.c6 * Copyright (C) 2005-2009 Cavium Networks
20 #include <asm/octeon/cvmx-npi-defs.h>
21 #include <asm/octeon/cvmx-pci-defs.h>
22 #include <asm/octeon/pci-octeon.h>
108 if (dev->subordinate) { in pcibios_plat_dev_init()
119 config |= PCI_EXP_DEVCTL_NFERE; /* Non-Fatal Error Reporting */ in pcibios_plat_dev_init()
133 /* Uncorrectable Error Mask - turned on bits disable errors */ in pcibios_plat_dev_init()
140 /* PCI_ERR_UNCOR_SEVER - Uncorrectable Error Severity */ in pcibios_plat_dev_init()
145 /* Correctable Error Mask - turned on bits disable errors */ in pcibios_plat_dev_init()
156 /* PCI_ERR_HEADER_LOG - Header Log Register (16 bytes) */ in pcibios_plat_dev_init()
[all …]
/linux/tools/perf/pmu-events/arch/x86/ivytown/
H A Divt-metrics.json4 "MetricExpr": "cstate_pkg@c2\\-residency@ / TSC",
11 "MetricExpr": "cstate_core@c3\\-residency@ / TSC",
18 "MetricExpr": "cstate_pkg@c3\\-residency@ / TSC",
25 "MetricExpr": "cstate_core@c6\\-residency@ / TSC",
32 "MetricExpr": "cstate_pkg@c6\\-residency@ / TSC",
39 "MetricExpr": "cstate_core@c7\\-residency@ / TSC",
46 "MetricExpr": "cstate_pkg@c7\\-residency@ / TSC",
59 "MetricExpr": "((msr@aperf@ - cycles) / msr@aperf@ if msr@smi@ > 0 else 0)",
78 …sible; which incur a few cycles load re-issue. However; the short re-issue duration is often hidde…
82 …etric represents Core fraction of cycles CPU dispatched uops on execution ports for ALU operations…
[all …]
/linux/tools/perf/pmu-events/arch/x86/haswellx/
H A Dhsx-metrics.json4 "MetricExpr": "cstate_pkg@c2\\-residency@ / TSC",
11 "MetricExpr": "cstate_core@c3\\-residency@ / TSC",
18 "MetricExpr": "cstate_pkg@c3\\-residency@ / TSC",
25 "MetricExpr": "cstate_core@c6\\-residency@ / TSC",
32 "MetricExpr": "cstate_pkg@c6\\-residency@ / TSC",
39 "MetricExpr": "cstate_core@c7\\-residency@ / TSC",
46 "MetricExpr": "cstate_pkg@c7\\-residency@ / TSC",
230 …"BriefDescription": "Uops delivered from legacy decode pipeline (Micro-instruction Translation Eng…
237 … "MetricExpr": "(UOPS_ISSUED.ANY - IDQ.MITE_UOPS - IDQ.MS_UOPS - IDQ.DSB_UOPS) / UOPS_ISSUED.ANY",
255 "MetricExpr": "((msr@aperf@ - cycles) / msr@aperf@ if msr@smi@ > 0 else 0)",
[all …]
/linux/tools/perf/pmu-events/arch/x86/haswell/
H A Dhsw-metrics.json4 "MetricExpr": "cstate_pkg@c2\\-residency@ / TSC",
11 "MetricExpr": "cstate_core@c3\\-residency@ / TSC",
18 "MetricExpr": "cstate_pkg@c3\\-residency@ / TSC",
25 "MetricExpr": "cstate_core@c6\\-residency@ / TSC",
32 "MetricExpr": "cstate_pkg@c6\\-residency@ / TSC",
39 "MetricExpr": "cstate_core@c7\\-residency@ / TSC",
46 "MetricExpr": "cstate_pkg@c7\\-residency@ / TSC",
59 "MetricExpr": "((msr@aperf@ - cycles) / msr@aperf@ if msr@smi@ > 0 else 0)",
78 …sible; which incur a few cycles load re-issue. However; the short re-issue duration is often hidde…
82 …etric represents Core fraction of cycles CPU dispatched uops on execution ports for ALU operations…
[all …]
/linux/tools/perf/pmu-events/arch/x86/broadwellx/
H A Dbdx-metrics.json4 "MetricExpr": "cstate_pkg@c2\\-residency@ / TSC",
11 "MetricExpr": "cstate_core@c3\\-residency@ / TSC",
18 "MetricExpr": "cstate_pkg@c3\\-residency@ / TSC",
25 "MetricExpr": "cstate_core@c6\\-residency@ / TSC",
32 "MetricExpr": "cstate_pkg@c6\\-residency@ / TSC",
39 "MetricExpr": "cstate_core@c7\\-residency@ / TSC",
46 "MetricExpr": "cstate_pkg@c7\\-residency@ / TSC",
230 …"BriefDescription": "Uops delivered from legacy decode pipeline (Micro-instruction Translation Eng…
255 "MetricExpr": "((msr@aperf@ - cycles) / msr@aperf@ if msr@smi@ > 0 else 0)",
280 …sible; which incur a few cycles load re-issue. However; the short re-issue duration is often hidde…
[all …]
/linux/drivers/ata/
H A Dpata_legacy.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * pata-legacy.c - Legacy port PATA/SATA controller driver.
6 * An ATA driver for the legacy ATA ports.
9 * Opti 82C465/82C611 support: Data sheets at opti-inc.com
21 * Samuel Thibault <samuel.thibault@ens-lyon.org>
26 * This driver handles legacy (that is "ISA/VLB side") IDE ports found
40 * Goldstar GM82C711, PIC-1288A-125, UMC 82C871F, Winbond W83759,
41 * Winbond W83759A, Promise PDC20230-B
76 MODULE_PARM_DESC(probe_mask, "Probe mask for legacy ISA PATA ports");
129 SNOOP = 1, enumerator
[all …]
/linux/tools/perf/pmu-events/arch/x86/ivybridge/
H A Divb-metrics.json4 "MetricExpr": "cstate_pkg@c2\\-residency@ / TSC",
11 "MetricExpr": "cstate_core@c3\\-residency@ / TSC",
18 "MetricExpr": "cstate_pkg@c3\\-residency@ / TSC",
25 "MetricExpr": "cstate_core@c6\\-residency@ / TSC",
32 "MetricExpr": "cstate_pkg@c6\\-residency@ / TSC",
39 "MetricExpr": "cstate_core@c7\\-residency@ / TSC",
46 "MetricExpr": "cstate_pkg@c7\\-residency@ / TSC",
59 "MetricExpr": "((msr@aperf@ - cycles) / msr@aperf@ if msr@smi@ > 0 else 0)",
78 …sible; which incur a few cycles load re-issue. However; the short re-issue duration is often hidde…
82 …etric represents Core fraction of cycles CPU dispatched uops on execution ports for ALU operations…
[all …]
/linux/tools/perf/pmu-events/arch/x86/broadwell/
H A Dbdw-metrics.json4 "MetricExpr": "cstate_pkg@c2\\-residency@ / TSC",
11 "MetricExpr": "cstate_core@c3\\-residency@ / TSC",
18 "MetricExpr": "cstate_pkg@c3\\-residency@ / TSC",
25 "MetricExpr": "cstate_core@c6\\-residency@ / TSC",
32 "MetricExpr": "cstate_pkg@c6\\-residency@ / TSC",
39 "MetricExpr": "cstate_core@c7\\-residency@ / TSC",
46 "MetricExpr": "cstate_pkg@c7\\-residency@ / TSC",
59 "MetricExpr": "((msr@aperf@ - cycles) / msr@aperf@ if msr@smi@ > 0 else 0)",
78 …sible; which incur a few cycles load re-issue. However; the short re-issue duration is often hidde…
82 …etric represents Core fraction of cycles CPU dispatched uops on execution ports for ALU operations…
[all …]

123