Home
last modified time | relevance | path

Searched +full:smc +full:- +full:reboot (Results 1 – 25 of 32) sorted by relevance

12

/linux/drivers/power/reset/
H A Dmacsmc-reboot.c1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
3 * Apple SMC Reboot/Poweroff Handler
12 #include <linux/nvmem-consumer.h>
14 #include <linux/reboot.h>
39 struct apple_smc *smc; member
61 return -EINVAL; in nvmem_cell_get_u8()
75 * SMC 'MBSE' key actions:
77 * 'offw' - shutdown warning
78 * 'slpw' - sleep warning
79 * 'rest' - restart warning
[all …]
/linux/Documentation/devicetree/bindings/power/reset/
H A Dapple,smc-reboot.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/power/reset/apple,smc-reboot.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Apple SMC Reboot Controller
10 The Apple System Management Controller (SMC) provides reboot functionality
15 - Sven Peter <sven@kernel.org>
19 const: apple,smc-reboot
21 nvmem-cells:
23 - description: Flag indicating shutdown (as opposed to reboot)
[all …]
/linux/include/linux/mfd/
H A Dmacsmc.h1 /* SPDX-License-Identifier: GPL-2.0-only OR MIT */
3 * Apple SMC (System Management Controller) core definitions
14 * typedef smc_key - Alias for u32 to be used for SMC keys
16 * SMC keys are 32bit integers containing packed ASCII characters in natural
18 * The SMC driver is designed with this assumption and ensures the right
20 * from the actual SMC firmware (which can be done in either shared memory or
22 * Internally, SMC stores these keys in a table sorted lexicographically and
23 * allows resolving an index into this table to the corresponding SMC key.
26 * by SMC firmware.
28 * This simple type alias is introduced to allow easy recognition of SMC key
[all …]
/linux/include/linux/firmware/intel/
H A Dstratix10-smc.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Copyright (C) 2017-2018, Intel Corporation
9 #include <linux/arm-smccc.h>
13 * This file defines the Secure Monitor Call (SMC) message protocol used for
19 * An ARM SMC instruction takes a function identifier and up to 6 64-bit
20 * register values as arguments, and can return up to 4 64-bit register
27 * Functions specified by ARM SMC Calling convention:
31 * STD call starts a operation which can be preempted by a non-secure
88 * a2-7: not used.
92 * a1-3: not used.
[all …]
H A Dstratix10-svc-client.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Copyright (C) 2017-2018, Intel Corporation
77 * enum stratix10_svc_command_code - supported service commands
79 * @COMMAND_NOOP: do 'dummy' request for integration/debug/trouble-shooting
84 * @COMMAND_RECONFIG_DATA_SUBMIT: submit buffer(s) of bit-stream data for the
96 * @COMMAND_RSU_UPDATE: set the offset of the bitstream to boot after reboot,
118 * @COMMAND_SMC_SVC_VERSION: Non-mailbox SMC SVC API Version,
172 /* Non-mailbox SMC Call */
177 * struct stratix10_svc_client_msg - message sent by client to service
195 * struct stratix10_svc_command_config_type - config type
[all …]
/linux/drivers/net/ethernet/8390/
H A Dsmc-ultra.c1 // SPDX-License-Identifier: GPL-1.0+
2 /* smc-ultra.c: A SMC Ultra ethernet driver for linux. */
4 This is a driver for the SMC Ultra and SMC EtherEZ ISA ethercards.
6 Written 1993-1998 by Donald Becker.
16 This driver uses the cards in the 8390-compatible mode.
17 Most of the run-time complexity is handled by the generic code in
24 ultra_open() The card-specific details of starting, stopping
37 This driver now supports the programmed-I/O (PIO) data transfer mode of
38 the EtherEZ. It does not use the non-8390-compatible "Altego" mode.
39 That support (if available) is in smc-ez.c.
[all …]
H A Dwd.c1 // SPDX-License-Identifier: GPL-1.0+
4 Written 1993-94 by Donald Becker.
21 for non-standard memory sizes.
46 /* A zero-terminated list of I/O addresses to be probed. */
71 #define WD_CMDREG5 5 /* Offset to 16-bit-only ASIC register 5. */
90 int base_addr = dev->base_addr; in do_wd_probe()
91 int irq = dev->irq; in do_wd_probe()
92 int mem_start = dev->mem_start; in do_wd_probe()
93 int mem_end = dev->mem_end; in do_wd_probe()
96 r = request_region(base_addr, WD_IO_EXTENT, "wd-probe"); in do_wd_probe()
[all …]
/linux/Documentation/networking/
H A Darcnet.rst1 .. SPDX-License-Identifier: GPL-2.0
9 See also arcnet-hardware.txt in this directory for jumper-setting
25 ARCnet 0.32 ALPHA first made it into the Linux kernel 1.1.80 - this was
36 If you don't e-mail me about your success/failure soon, I may be forced to
40 If you think so, why not flame me in a quick little e-mail? Please also
44 My e-mail address is: apenwarr@worldvisions.ca
55 The previous release resulted from many months of on-and-off effort from me
58 ARCnet 2.10 ALPHA, Tomasz's all-new-and-improved RFC1051 support has been
63 ---------------------------------
66 Subscribe by sending a message with the BODY "subscribe linux-arcnet YOUR
[all …]
/linux/arch/arm64/boot/dts/hisilicon/
H A Dhi6220-hikey.dts1 // SPDX-License-Identifier: GPL-2.0
9 /dts-v1/;
11 #include "hikey-pinctrl.dtsi"
12 #include <dt-bindings/gpio/gpio.h>
16 compatible = "hisilicon,hi6220-hikey", "hisilicon,hi6220";
26 stdout-path = "serial3:115200n8";
32 * 0x05e0,0000 - 0x05ef,ffff: MCU firmware runtime using
33 * 0x05f0,1000 - 0x05f0,1fff: Reboot reason
34 * 0x06df,f000 - 0x06df,ffff: Mailbox message data
35 * 0x0740,f000 - 0x0740,ffff: MCU firmware section
[all …]
H A Dhi3660-hikey960.dts1 // SPDX-License-Identifier: GPL-2.0
9 /dts-v1/;
12 #include "hikey960-pinctrl.dtsi"
13 #include <dt-bindings/gpio/gpio.h>
14 #include <dt-bindings/input/input.h>
15 #include <dt-bindings/interrupt-controller/irq.h>
16 #include <dt-bindings/usb/pd.h>
20 compatible = "hisilicon,hi3660-hikey960", "hisilicon,hi3660";
35 stdout-path = "serial6:115200n8";
44 reserved-memory {
[all …]
/linux/net/smc/
H A Dsmc_core.c1 // SPDX-License-Identifier: GPL-2.0
3 * Shared Memory Communications over RDMA (SMC-R) and RoCE
17 #include <linux/reboot.h>
20 #include <linux/smc.h>
26 #include "smc.h"
62 if (lgr->is_smcd) { in smc_lgr_list_head()
63 *lgr_lock = &lgr->smc in smc_lgr_list_head()
169 struct smc_sock *smc = container_of(conn, struct smc_sock, conn); smc_lgr_register_conn() local
198 struct smc_sock *smc = container_of(conn, struct smc_sock, conn); __smc_lgr_unregister_conn() local
875 smc_lgr_create(struct smc_sock * smc,struct smc_init_info * ini) smc_lgr_create() argument
1019 smc_switch_cursor(struct smc_sock * smc,struct smc_cdc_tx_pend * pend,struct smc_wr_buf * wr_buf) smc_switch_cursor() argument
1088 struct smc_sock *smc; smc_switch_conns() local
1211 struct smc_sock *smc = container_of(conn, struct smc_sock, conn); smc_buf_unuse() local
1493 smc_sk_wake_ups(struct smc_sock * smc) smc_sk_wake_ups() argument
1503 struct smc_sock *smc = container_of(conn, struct smc_sock, conn); smc_conn_kill() local
1548 struct smc_sock *smc; __smc_lgr_terminate() local
1735 struct smc_sock *smc = container_of(conn, struct smc_sock, conn); smc_conn_abort_work() local
1965 smc_conn_create(struct smc_sock * smc,struct smc_init_info * ini) smc_conn_create() argument
2415 __smc_buf_create(struct smc_sock * smc,bool is_smcd,bool is_rmb) __smc_buf_create() argument
2535 smc_buf_create(struct smc_sock * smc,bool is_smcd) smc_buf_create() argument
2562 smcd_buf_attach(struct smc_sock * smc) smcd_buf_attach() argument
[all...]
/linux/drivers/watchdog/
H A Dkeembay_wdt.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Watchdog driver for Intel Keem Bay non-secure watchdog.
8 #include <linux/arm-smccc.h>
17 #include <linux/reboot.h>
20 /* Non-secure watchdog register offsets */
61 return readl(wdt->base + offset); in keembay_wdt_readl()
66 writel(WDT_UNLOCK, wdt->base + TIM_SAFE); in keembay_wdt_writel()
67 writel(val, wdt->base + offset); in keembay_wdt_writel()
74 keembay_wdt_writel(wdt, TIM_WATCHDOG, wdog->timeout * wdt->rate); in keembay_wdt_set_timeout_reg()
82 if (wdog->pretimeout) in keembay_wdt_set_pretimeout_reg()
[all …]
/linux/arch/arm64/boot/dts/exynos/
H A Dexynos7870.dtsi1 // SPDX-License-Identifier: GPL-2.0
9 #include <dt-bindings/clock/samsung,exynos7870-cmu.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
14 #address-cells = <2>;
15 #size-cells = <1>;
17 interrupt-parent = <&gic>;
31 #address-cells = <1>;
32 #size-cells = <0>;
34 cpu-map {
68 compatible = "arm,cortex-a53";
[all …]
H A Dexynos850.dtsi1 // SPDX-License-Identifier: GPL-2.0
13 #include <dt-bindings/clock/exynos850.h>
14 #include <dt-bindings/interrupt-controller/arm-gic.h>
15 #include <dt-bindings/soc/samsung,exynos-usi.h>
20 #address-cells = <2>;
21 #size-cells = <1>;
23 interrupt-parent = <&gic>;
34 arm-pmu {
35 compatible = "arm,cortex-a55-pmu";
44 interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
[all …]
H A Dexynosautov9.dtsi1 // SPDX-License-Identifier: GPL-2.0
9 #include <dt-bindings/clock/samsung,exynosautov9.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/soc/samsung,boot-mode.h>
12 #include <dt-bindings/soc/samsung,exynos-usi.h>
16 #address-cells = <2>;
17 #size-cells = <1>;
19 interrupt-parent = <&gic>;
31 arm-pmu {
32 compatible = "arm,cortex-a76-pmu";
[all …]
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3562.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/clock/rockchip,rk3562-cru.h>
7 #include <dt-bindings/interrupt-controller/arm-gic.h>
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/phy/phy.h>
10 #include <dt-bindings/power/rockchip,rk3562-power.h>
11 #include <dt-bindings/pinctrl/rockchip.h>
12 #include <dt-bindings/reset/rockchip,rk3562-cru.h>
13 #include <dt-bindings/soc/rockchip,boot-mode.h>
14 #include <dt-bindings/thermal/thermal.h>
[all …]
H A Drk3368.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/clock/rk3368-cru.h>
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/pinctrl/rockchip.h>
11 #include <dt-bindings/power/rk3368-power.h>
12 #include <dt-bindings/soc/rockchip,boot-mode.h>
13 #include <dt-bindings/thermal/thermal.h>
17 interrupt-parent = <&gic>;
[all …]
/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Dsmu_v11_0.c26 #include <linux/reboot.h>
84 struct amdgpu_device *adev = smu->adev; in smu_v11_0_poll_baco_exit()
95 struct amdgpu_device *adev = smu->adev; in smu_v11_0_init_microcode()
108 err = amdgpu_ucode_request(adev, &adev->pm.fw, AMDGPU_UCODE_REQUIRED, in smu_v11_0_init_microcode()
113 hdr = (const struct smc_firmware_header_v1_0 *) adev->pm.fw->data; in smu_v11_0_init_microcode()
114 amdgpu_ucode_print_smc_hdr(&hdr->header); in smu_v11_0_init_microcode()
115 adev->pm.fw_version = le32_to_cpu(hdr->header.ucode_version); in smu_v11_0_init_microcode()
117 if (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) { in smu_v11_0_init_microcode()
118 ucode = &adev->firmware.ucode[AMDGPU_UCODE_ID_SMC]; in smu_v11_0_init_microcode()
119 ucode->ucode_id = AMDGPU_UCODE_ID_SMC; in smu_v11_0_init_microcode()
[all …]
/linux/arch/arm64/boot/dts/freescale/
H A Dfsl-ls1088a.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Device Tree Include file for NXP Layerscape-1088A family SoC.
5 * Copyright 2017-2020 NXP
10 #include <dt-bindings/clock/fsl,qoriq-clockgen.h>
11 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 #include <dt-bindings/thermal/thermal.h>
16 interrupt-parent = <&gic>;
17 #address-cells = <2>;
18 #size-cells = <2>;
26 #address-cells = <1>;
[all …]
H A Dfsl-ls208xa.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Device Tree Include file for Freescale Layerscape-2080A family SoC.
6 * Copyright 2017-2020 NXP
12 #include <dt-bindings/clock/fsl,qoriq-clockgen.h>
13 #include <dt-bindings/thermal/thermal.h>
14 #include <dt-bindings/interrupt-controller/arm-gic.h>
18 interrupt-parent = <&gic>;
19 #address-cells = <2>;
20 #size-cells = <2>;
32 #address-cells = <1>;
[all …]
H A Dfsl-ls1028a.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Device Tree Include file for NXP Layerscape-1028A family SoC.
5 * Copyright 2018-2020 NXP
11 #include <dt-bindings/clock/fsl,qoriq-clockgen.h>
12 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #include <dt-bindings/thermal/thermal.h>
17 interrupt-parent = <&gic>;
18 #address-cells = <2>;
19 #size-cells = <2>;
22 #address-cells = <1>;
[all …]
/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0.c26 #include <linux/reboot.h>
95 struct amdgpu_device *adev = smu->adev; in smu_v13_0_init_microcode()
109 err = amdgpu_ucode_request(adev, &adev->pm.fw, AMDGPU_UCODE_REQUIRED, in smu_v13_0_init_microcode()
112 err = amdgpu_ucode_request(adev, &adev->pm.fw, AMDGPU_UCODE_REQUIRED, in smu_v13_0_init_microcode()
117 hdr = (const struct smc_firmware_header_v1_0 *) adev->pm.fw->data; in smu_v13_0_init_microcode()
118 amdgpu_ucode_print_smc_hdr(&hdr->header); in smu_v13_0_init_microcode()
119 adev->pm.fw_version = le32_to_cpu(hdr->header.ucode_version); in smu_v13_0_init_microcode()
121 if (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) { in smu_v13_0_init_microcode()
122 ucode = &adev->firmware.ucode[AMDGPU_UCODE_ID_SMC]; in smu_v13_0_init_microcode()
123 ucode->ucode_id = AMDGPU_UCODE_ID_SMC; in smu_v13_0_init_microcode()
[all …]
/linux/drivers/gpu/drm/amd/pm/swsmu/
H A Damdgpu_smu.c28 #include <linux/reboot.h>
89 if (!smu->pm_enabled || !smu->adev->pm.dpm_enabled) in smu_sys_get_pp_feature_mask()
90 return -EOPNOTSUPP; in smu_sys_get_pp_feature_mask()
100 if (!smu->pm_enabled || !smu->adev->pm.dpm_enabled) in smu_sys_set_pp_feature_mask()
101 return -EOPNOTSUPP; in smu_sys_set_pp_feature_mask()
108 if (!smu->ppt_funcs->set_gfx_off_residency) in smu_set_residency_gfxoff()
109 return -EINVAL; in smu_set_residency_gfxoff()
116 if (!smu->ppt_funcs->get_gfx_off_residency) in smu_get_residency_gfxoff()
117 return -EINVAL; in smu_get_residency_gfxoff()
124 if (!smu->ppt_funcs->get_gfx_off_entrycount) in smu_get_entrycount_gfxoff()
[all …]
/linux/drivers/edac/
H A Daltera_edac.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2017-2018, Intel Corporation. All rights reserved
4 * Copyright Altera Corporation (C) 2014-2016. All rights reserved.
5 * Copyright 2011-2012 Calxeda, Inc.
12 #include <linux/firmware/intel/stratix10-smc.h>
17 #include <linux/mfd/altera-sysmgr.h>
84 struct altr_sdram_mc_data *drvdata = mci->pvt_info; in altr_sdram_mc_err_handler()
85 const struct altr_sdram_prv_data *priv = drvdata->data; in altr_sdram_mc_err_handler()
88 regmap_read(drvdata->mc_vbase, priv->ecc_stat_offset, &status); in altr_sdram_mc_err_handler()
90 if (status & priv->ecc_stat_ue_mask) { in altr_sdram_mc_err_handler()
[all …]
/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_device.c37 #include <linux/pci-p2pdma.h>
38 #include <linux/apple-gmux.h>
87 #include <asm/intel-family.h>
102 #define AMDGPU_RETRY_SRIOV_RESET(r) ((r) == -EBUSY || (r) == -ETIMEDOUT || (r) == -EINVAL)
153 #define AMDGPU_IP_BLK_MASK_ALL GENMASK(AMD_IP_BLOCK_TYPE_NUM - 1, 0)
187 return (adev->init_lvl->hwini_ip_block_mask & (1U << block)) != 0; in amdgpu_ip_member_of_hwini()
195 adev->init_lvl = &amdgpu_init_minimal_xgmi; in amdgpu_set_init_level()
198 adev->init_lvl = &amdgpu_init_recovery; in amdgpu_set_init_level()
203 adev->init_lvl = &amdgpu_init_default; in amdgpu_set_init_level()
239 ret = sysfs_create_file(&adev->dev->kobj, in amdgpu_device_attr_sysfs_init()
[all …]

12