Home
last modified time | relevance | path

Searched full:sm8450 (Results 1 – 25 of 42) sorted by relevance

12

/linux/Documentation/devicetree/bindings/interconnect/
H A Dqcom,sm8450-rpmh.yaml4 $id: http://devicetree.org/schemas/interconnect/qcom,sm8450-rpmh.yaml#
7 title: Qualcomm RPMh Network-On-Chip Interconnect on SM8450
17 See also:: include/dt-bindings/interconnect/qcom,sm8450.h
22 - qcom,sm8450-aggre1-noc
23 - qcom,sm8450-aggre2-noc
24 - qcom,sm8450-clk-virt
25 - qcom,sm8450-config-noc
26 - qcom,sm8450-gem-noc
27 - qcom,sm8450-lpass-ag-noc
28 - qcom,sm8450-mc-virt
[all …]
/linux/Documentation/devicetree/bindings/display/msm/
H A Dqcom,sm8450-mdss.yaml4 $id: http://devicetree.org/schemas/display/msm/qcom,sm8450-mdss.yaml#
7 title: Qualcomm SM8450 Display MDSS
13 SM8450 MSM Mobile Display Subsystem(MDSS), which encapsulates sub-blocks like
20 const: qcom,sm8450-mdss
45 const: qcom,sm8450-dpu
54 - const: qcom,sm8450-dp
64 - const: qcom,sm8450-dsi-ctrl
73 const: qcom,sm8450-dsi-phy-5nm
82 #include <dt-bindings/clock/qcom,sm8450-dispcc.h>
83 #include <dt-bindings/clock/qcom,gcc-sm8450.h>
[all …]
H A Ddsi-controller-main.yaml40 - qcom,sm8450-dsi-ctrl
358 - qcom,sm8450-dsi-ctrl
/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,sm8450-videocc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sm8450-videocc.yaml#
7 title: Qualcomm Video Clock & Reset Controller on SM8450
15 domains on SM8450.
18 include/dt-bindings/clock/qcom,sm8450-videocc.h
24 - qcom,sm8450-videocc
57 - qcom,sm8450-videocc
67 #include <dt-bindings/clock/qcom,gcc-sm8450.h>
71 compatible = "qcom,sm8450-videocc";
H A Dqcom,sm8450-dispcc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sm8450-dispcc.yaml#
7 title: Qualcomm Display Clock & Reset Controller for SM8450
14 domains on SM8450.
16 See also:: include/dt-bindings/clock/qcom,sm8450-dispcc.h
21 - qcom,sm8450-dispcc
66 #include <dt-bindings/clock/qcom,gcc-sm8450.h>
70 compatible = "qcom,sm8450-dispcc";
H A Dqcom,gcc-sm8450.yaml4 $id: http://devicetree.org/schemas/clock/qcom,gcc-sm8450.yaml#
7 title: Qualcomm Global Clock & Reset Controller on SM8450
14 domains on SM8450
16 See also:: include/dt-bindings/clock/qcom,gcc-sm8450.h
21 - qcom,gcc-sm8450
65 compatible = "qcom,gcc-sm8450";
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dqcom,sm8450-lpass-lpi-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8450-lpass-lpi-pinctrl.yaml#
7 title: Qualcomm SM8450 SoC LPASS LPI TLMM
14 (LPASS) Low Power Island (LPI) of Qualcomm SM8450 SoC.
18 const: qcom,sm8450-lpass-lpi-pinctrl
38 - $ref: "#/$defs/qcom-sm8450-lpass-state"
41 $ref: "#/$defs/qcom-sm8450-lpass-state"
45 qcom-sm8450-lpass-state:
90 compatible = "qcom,sm8450-lpass-lpi-pinctrl";
H A Dqcom,sm8450-tlmm.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8450-tlmm.yaml#
7 title: Qualcomm Technologies, Inc. SM8450 TLMM block
13 Top Level Mode Multiplexer pin controller in Qualcomm SM8450 SoC.
20 const: qcom,sm8450-tlmm
38 - $ref: "#/$defs/qcom-sm8450-tlmm-state"
41 $ref: "#/$defs/qcom-sm8450-tlmm-state"
45 qcom-sm8450-tlmm-state:
106 compatible = "qcom,sm8450-tlmm";
/linux/include/dt-bindings/clock/
H A Dqcom,sm8650-videocc.h9 #include "qcom,sm8450-videocc.h"
11 /* SM8650 introduces below new clocks and resets compared to SM8450 */
/linux/drivers/pinctrl/qcom/
H A Dpinctrl-sm8450-lpass-lpi.c198 .compatible = "qcom,sm8450-lpass-lpi-pinctrl",
207 .name = "qcom-sm8450-lpass-lpi-pinctrl",
215 MODULE_DESCRIPTION("QTI SM8450 LPI GPIO pin control driver");
H A DKconfig109 tristate "Qualcomm Technologies Inc SM8450 LPASS LPI pin controller driver"
115 (Low Power Island) found on the Qualcomm Technologies Inc SM8450 platform.
/linux/Documentation/devicetree/bindings/sound/
H A Dqcom,lpass-wsa-macro.yaml18 - qcom,sm8450-lpass-wsa-macro
69 - qcom,sm8450-lpass-wsa-macro
H A Dqcom,sm8250.yaml29 - const: qcom,sm8450-sndcard
40 - qcom,sm8450-sndcard
/linux/drivers/clk/qcom/
H A Dvideocc-sm8450.c13 #include <dt-bindings/clock/qcom,sm8450-videocc.h>
429 { .compatible = "qcom,sm8450-videocc" },
483 .name = "video_cc-sm8450",
490 MODULE_DESCRIPTION("QTI VIDEOCC SM8450 / SM8475 Driver");
H A Dgpucc-sm8450.c12 #include <dt-bindings/clock/qcom,sm8450-gpucc.h>
13 #include <dt-bindings/reset/qcom,sm8450-gpucc.h>
766 { .compatible = "qcom,sm8450-gpucc" },
800 .name = "sm8450-gpucc",
806 MODULE_DESCRIPTION("QTI GPU_CC SM8450 / SM8475 Driver");
/linux/arch/arm64/boot/dts/qcom/
H A Dsm8450-sony-xperia-nagara-pdx224.dts9 #include "sm8450-sony-xperia-nagara.dtsi"
13 compatible = "sony,pdx224", "qcom,sm8450";
H A Dsm8450-sony-xperia-nagara-pdx223.dts9 #include "sm8450-sony-xperia-nagara.dtsi"
13 compatible = "sony,pdx223", "qcom,sm8450";
/linux/Documentation/devicetree/bindings/pci/
H A Dqcom,pcie-ep.yaml18 - qcom,sm8450-pcie-ep
169 - qcom,sm8450-pcie-ep
/linux/drivers/interconnect/qcom/
H A Dsm8550.h3 * SM8450 interconnect IDs
H A Dsm8450.h3 * SM8450 interconnect IDs
/linux/Documentation/devicetree/bindings/mailbox/
H A Dqcom-ipcc.yaml39 - qcom,sm8450-ipcc
/linux/Documentation/devicetree/bindings/soc/qcom/
H A Dqcom,pmic-glink.yaml30 - qcom,sm8450-pmic-glink
/linux/Documentation/devicetree/bindings/nvmem/
H A Dqcom,qfprom.yaml51 - qcom,sm8450-qfprom
/linux/drivers/gpu/drm/msm/
H A DKconfig166 Choose this option if DSI PHY on SM8150/SM8250/SM8350/SM8450/SM8550/SC7280
/linux/Documentation/devicetree/bindings/phy/
H A Dqcom,sc8280xp-qmp-usb43dp-phy.yaml29 - qcom,sm8450-qmp-usb3-dp-phy

12