| /linux/arch/arm/boot/dts/microchip/ | 
| H A D | sama5d3xmb_gmac.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3  * sama5d3xmb_gmac.dtsi - Device Tree Include file for SAMA5D3x motherboard 13 				phy-mode = "rgmii"; 14 				#address-cells = <1>; 15 				#size-cells = <0>; 17 				ethernet-phy@1 { 19 					interrupt-parent = <&pioB>; 21 					txen-skew-ps = <800>; 22 					txc-skew-ps = <3000>; 23 					rxdv-skew-ps = <400>; [all …] 
 | 
| H A D | at91-dvk_su60_somc.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3  * at91-dvk_su60_somc.dtsi - Device Tree file for the DVK SOM60 base board 12 		compatible = "atmel,asoc-wm8904"; 13 		pinctrl-names = "default"; 14 		pinctrl-0 = <&pinctrl_pck2_as_audio_mck>; 16 		atmel,model = "wm8904 @ DVK-SOM60"; 17 		atmel,audio-routing = 25 		atmel,ssc-controller = <&ssc0>; 26 		atmel,audio-codec = <&wm8904>; 35 	pinctrl-0 = <&pinctrl_mmc0_clk_cmd_dat0 &pinctrl_mmc0_dat1_3 &pinctrl_mmc0_cd>; [all …] 
 | 
| /linux/arch/arm/boot/dts/nxp/imx/ | 
| H A D | imx6dl-mba6.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 5  * Copyright 2013-2021 TQ-Systems GmbH 6  * Author: Markus Niebel <Markus.Niebel@tq-group.com> 10 	rxdv-skew-ps = <180>; 11 	txen-skew-ps = <0>; 12 	rxd3-skew-ps = <180>; 13 	rxd2-skew-ps = <180>; 14 	rxd1-skew-ps = <180>; 15 	rxd0-skew-ps = <180>; 16 	txd3-skew-ps = <120>; [all …] 
 | 
| H A D | imx6qdl-icore-rqs.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR X11 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/clock/imx6qdl-clock.h> 9 #include <dt-bindings/sound/fsl-imx-audmux.h> 17 	reg_1p8v: regulator-1p8v { 18 		compatible = "regulator-fixed"; 19 		regulator-name = "1P8V"; 20 		regulator-min-microvolt = <1800000>; 21 		regulator-max-microvolt = <1800000>; 22 		regulator-boot-on; [all …] 
 | 
| /linux/arch/arm/boot/dts/intel/socfpga/ | 
| H A D | socfpga_arria10_mercury_aa1.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 11 	compatible = "enclustra,mercury-aa1", "altr,socfpga-arria10", "altr,socfpga"; 25 		stdout-path = "serial1:115200n8"; 30 	phy-mode = "rgmii"; 31 	phy-addr = <0xffffffff>; /* probe for phy addr */ 33 	max-frame-size = <3800>; 35 	phy-handle = <&phy3>; 38 		#address-cells = <1>; 39 		#size-cells = <0>; 40 		compatible = "snps,dwmac-mdio"; [all …] 
 | 
| H A D | socfpga_cyclone5_de0_nano_soc.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 	model = "Terasic DE-0(Atlas)"; 10 	compatible = "terasic,de0-atlas", "altr,socfpga-cyclone5", "altr,socfpga"; 14 		stdout-path = "serial0:115200n8"; 28 		compatible = "regulator-fixed"; 29 		regulator-name = "3.3V"; 30 		regulator-min-microvolt = <3300000>; 31 		regulator-max-microvolt = <3300000>; 35 		compatible = "gpio-leds"; 36 		led-hps0 { [all …] 
 | 
| H A D | socfpga_cyclone5_sodia.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 12 	compatible = "macnica,sodia", "altr,socfpga-cyclone5", "altr,socfpga"; 16 		stdout-path = "serial0:115200n8"; 30 		compatible = "regulator-fixed"; 31 		regulator-name = "3.3V"; 32 		regulator-min-microvolt = <3300000>; 33 		regulator-max-microvolt = <3300000>; 36 	leds: gpio-leds { [all …] 
 | 
| H A D | socfpga_cyclone5_de10nano.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 7 /dts-v1/; 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/gpio/gpio.h> 14 	model = "Terasic DE10-Nano"; 15 	compatible = "terasic,de10-nano", "altr,socfpga-cyclone5", "altr,socfpga"; 18 		stdout-path = "serial0:115200n8"; 29 			compatible = "simple-bus"; 32 			#address-cells = <1>; 33 			#size-cells = <1>; [all …] 
 | 
| H A D | socfpga_arria10_socdk.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 9 	compatible = "altr,socfpga-arria10-socdk", "altr,socfpga-arria10", "altr,socfpga"; 18 		stdout-path = "serial0:115200n8"; 28 		compatible = "gpio-leds"; 31 			label = "a10sr-led0"; 36 			label = "a10sr-led1"; 41 			label = "a10sr-led2"; 46 			label = "a10sr-led3"; 51 	ref_033v: 033-v-ref { 52 		compatible = "regulator-fixed"; [all …] 
 | 
| H A D | socfpga_arria5_socdk.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 10 	compatible = "altr,socfpga-arria5-socdk", "altr,socfpga-arria5", "altr,socfpga"; 14 		stdout-path = "serial0:115200n8"; 31 		compatible = "gpio-leds"; 32 		led-hps0 { 37 		led-hps1 { 42 		led-hps2 { 47 		led-hps3 { 54 		compatible = "regulator-fixed"; 55 		regulator-name = "3.3V"; [all …] 
 | 
| H A D | socfpga_cyclone5_sockit.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 10 	compatible = "terasic,socfpga-cyclone5-sockit", "altr,socfpga-cyclone5", "altr,socfpga"; 14 		stdout-path = "serial0:115200n8"; 31 		compatible = "gpio-leds"; 36 			linux,default-trigger = "heartbeat"; 42 			linux,default-trigger = "heartbeat"; 48 			linux,default-trigger = "heartbeat"; 54 			linux,default-trigger = "heartbeat"; 58 	gpio-keys { 59 		compatible = "gpio-keys"; [all …] 
 | 
| H A D | socfpga_cyclone5_vining_fpga.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR X11) 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 12 	compatible = "samtec,vining", "altr,socfpga-cyclone5", "altr,socfpga"; 16 		stdout-path = "serial0:115200n8"; 34 	gpio-keys { 35 		compatible = "gpio-keys"; 68 	regulator-usb-nrst { 69 		compatible = "regulator-fixed"; 70 		regulator-name = "usb_nrst"; [all …] 
 | 
| /linux/arch/arm64/boot/dts/intel/ | 
| H A D | socfpga_agilex_socdk_nand.dts | 1 // SPDX-License-Identifier:     GPL-2.0 9 	compatible = "intel,socfpga-agilex-socdk", "intel,socfpga-agilex"; 19 		stdout-path = "serial0:115200n8"; 23 		compatible = "gpio-leds"; 53 	phy-mode = "rgmii"; 54 	phy-handle = <&phy0>; 56 	max-frame-size = <9000>; 59 		#address-cells = <1>; 60 		#size-cells = <0>; 61 		compatible = "snps,dwmac-mdio"; [all …] 
 | 
| H A D | socfpga_n5x_socdk.dts | 1 // SPDX-License-Identifier:     GPL-2.0 9 	compatible = "intel,n5x-socdk", "intel,socfpga-agilex"; 19 		stdout-path = "serial0:115200n8"; 29 		sdram_edac: memory-controller@f87f8000 { 30 			compatible = "snps,ddrc-3.80a"; 38 	compatible = "intel,easic-n5x-clkmgr"; 43 	phy-mode = "rgmii"; 44 	phy-handle = <&phy0>; 46 	max-frame-size = <9000>; 49 		#address-cells = <1>; [all …] 
 | 
| H A D | socfpga_agilex_socdk.dts | 1 // SPDX-License-Identifier:     GPL-2.0 9 	compatible = "intel,socfpga-agilex-socdk", "intel,socfpga-agilex"; 19 		stdout-path = "serial0:115200n8"; 23 		compatible = "gpio-leds"; 53 	phy-mode = "rgmii"; 54 	phy-handle = <&phy0>; 56 	max-frame-size = <9000>; 59 		#address-cells = <1>; 60 		#size-cells = <0>; 61 		compatible = "snps,dwmac-mdio"; [all …] 
 | 
| /linux/arch/arm64/boot/dts/altera/ | 
| H A D | socfpga_stratix10_socdk_nand.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 10 	compatible = "altr,socfpga-stratix10-socdk", "altr,socfpga-stratix10"; 20 		stdout-path = "serial0:115200n8"; 24 		compatible = "gpio-leds"; 25 		led-hps0 { 30 		led-hps1 { 35 		led-hps2 { 47 	ref_033v: regulator-v-ref { 48 		compatible = "regulator-fixed"; 49 		regulator-name = "0.33V"; [all …] 
 | 
| H A D | socfpga_stratix10_socdk.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 10 	compatible = "altr,socfpga-stratix10-socdk", "altr,socfpga-stratix10"; 20 		stdout-path = "serial0:115200n8"; 24 		compatible = "gpio-leds"; 25 		led-hps0 { 30 		led-hps1 { 35 		led-hps2 { 47 	ref_033v: regulator-v-ref { 48 		compatible = "regulator-fixed"; 49 		regulator-name = "0.33V"; [all …] 
 | 
| /linux/arch/arm/boot/dts/st/ | 
| H A D | stm32mp15xx-dhcor-testbench.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) 17 		stdout-path = "serial0:115200n8"; 20 	sd_switch: regulator-sd_switch { 21 		compatible = "regulator-gpio"; 22 		regulator-name = "sd_switch"; 23 		regulator-min-microvolt = <1800000>; 24 		regulator-max-microvolt = <2900000>; 25 		regulator-type = "voltage"; 26 		regulator-always-on; 29 		gpios-states = <0>; [all …] 
 | 
| H A D | stm32mp15xx-dhcor-drc-compact.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) 21 		stdout-path = "serial0:115200n8"; 25 		compatible = "gpio-leds"; 29 			default-state = "off"; 35 			default-state = "off"; 40 		compatible = "regulator-fixed"; 41 		regulator-name = "vio"; 42 		regulator-min-microvolt = <3300000>; 43 		regulator-max-microvolt = <3300000>; 45 		regulator-always-on; [all …] 
 | 
| H A D | stm32mp15xx-dhcor-avenger96.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) 3  * Copyright (C) Linaro Ltd 2019 - All Rights Reserved 9 #include "stm32mp15xx-dhcor-io1v8.dtsi" 22 	cec_clock: clk-cec-fixed { 23 		#clock-cells = <0>; 24 		compatible = "fixed-clock"; 25 		clock-frequency = <24000000>; 29 		stdout-path = "serial0:115200n8"; 32 	hdmi-out { 33 		compatible = "hdmi-connector"; [all …] 
 | 
| /linux/arch/arm64/boot/dts/freescale/ | 
| H A D | imx8mp-dhcom-pdk2.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6  * DHCM-iMX8ML8-C160-R409-F1638-SPI16-GE-CAN2-SD-RTC-WBTA-ADC-T-RGB-CSI2-HS-I-01D2 7  * DHCOM PCB number: 660-100 or newer 8  * PDK2 PCB number: 516-400 or newer 11 /dts-v1/; 13 #include <dt-bindings/leds/common.h> 14 #include <dt-bindings/phy/phy-imx8-pcie.h> 15 #include "imx8mp-dhcom-som.dtsi" 19 	compatible = "dh,imx8mp-dhcom-pdk2", "dh,imx8mp-dhcom-som", 23 		stdout-path = &uart1; [all …] 
 | 
| /linux/drivers/net/phy/ | 
| H A D | micrel.c | 1 // SPDX-License-Identifier: GPL-2.0+ 9  * Copyright (c) 2010-2013 Micrel, Inc. 129  * The value is calculated as following: (1/1000000)/((2^-32)/4) 135  * The value is calculated as following: (1/1000000)/((2^-32)/8) 554 	const struct kszphy_type *type = phydev->drv->driver_data;  in kszphy_config_intr() 558 	if (type && type->interrupt_level_mask)  in kszphy_config_intr() 559 		mask = type->interrupt_level_mask;  in kszphy_config_intr() 571 	if (phydev->interrupts == PHY_INTERRUPT_ENABLED) {  in kszphy_config_intr() 634 		return -EINVAL;  in kszphy_setup_led() 654  * unique (non-broadcast) address on a shared bus. [all …] 
 |