Home
last modified time | relevance | path

Searched +full:rx +full:- +full:ts +full:- +full:max (Results 1 – 25 of 95) sorted by relevance

1234

/linux/Documentation/devicetree/bindings/ata/
H A Dbaikal,bt1-ahci.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/ata/baikal,bt1-ahci.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Baikal-T1 SoC AHCI SATA controller
10 - Serge Semin <fancer.lancer@gmail.com>
13 AHCI SATA controller embedded into the Baikal-T1 SoC is based on the
14 DWC AHCI SATA v4.10a IP-core.
17 - $ref: snps,dwc-ahci-common.yaml#
21 const: baikal,bt1-ahci
[all …]
H A Dsnps,dwc-ahci-common.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/ata/snps,dwc-ahci-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Serge Semin <fancer.lancer@gmail.com>
19 - $ref: ahci-common.yaml#
31 PM-alive clock, RxOOB detection clock, embedded PHYs reference (Rx/Tx)
36 clock-names:
41 - description: Application APB/AHB/AXI BIU clock
43 - pclk
[all …]
H A Dsnps,dwc-ahci.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/ata/snps,dwc-ahci.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Serge Semin <fancer.lancer@gmail.com>
20 - snps,dwc-ahci
21 - snps,spear-ahci
23 - compatible
26 - $ref: snps,dwc-ahci-common.yaml#
31 - description: Synopsys AHCI SATA-compatible devices
[all …]
H A Drockchip,dwc-ahci.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/ata/rockchip,dwc-ahci.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Serge Semin <fancer.lancer@gmail.com>
22 - rockchip,rk3568-dwc-ahci
23 - rockchip,rk3588-dwc-ahci
25 - compatible
30 - enum:
31 - rockchip,rk3568-dwc-ahci
[all …]
/linux/drivers/net/wireless/ath/ath5k/
H A Ddesc.c2 * Copyright (c) 2004-2008 Reyk Floeter <reyk@openbsd.org>
3 * Copyright (c) 2006-2008 Nick Kossifidis <mickflemm@gmail.com>
4 * Copyright (c) 2007-2008 Pavel Roskin <proski@gnu.org>
34 * Here we handle the processing of the low-level hw descriptors
35 * that hw reads and writes via DMA for each TX and RX attempt (that means
36 * we can also have descriptors for failed TX/RX tries). We have two kind of
37 * descriptors for RX and TX, control descriptors tell the hw how to send or
53 * ath5k_hw_setup_2word_tx_desc() - Initialize a 2-word tx control descriptor
62 * @tx_tries0: Max number of retransmissions
69 * Internal function to initialize a 2-Word TX control descriptor
[all …]
H A Dbase.c1 /*-
2 * Copyright (c) 2002-2005 Sam Leffler, Errno Consulting
3 * Copyright (c) 2004-2005 Atheros Communications, Inc.
20 * 3. Neither the names of the above-listed copyright holders nor the names
47 #include <linux/dma-mapping.h>
205 tsf -= 0x8000; in ath5k_extend_tsf()
256 struct ath5k_hw *ah = hw->priv; in ath5k_reg_notifier()
285 /* UNII-3 */ in ath5k_is_standard_channel()
287 /* 802.11j 5.030-5.080 GHz (20MHz) */ in ath5k_is_standard_channel()
296 unsigned int mode, unsigned int max) in ath5k_setup_channels() argument
[all …]
/linux/Documentation/netlink/specs/
H A Dethtool.yaml1 # SPDX-License-Identifier: ((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause)
5 protocol: genetlink-legacy
8 uapi-header: linux/ethtool_netlink_generated.h
11 -
12 name: udp-tunnel-type
13 enum-name:
15 entries: [ vxlan, geneve, vxlan-gpe ]
16 enum-cnt-name: __ethtool-udp-tunnel-type-cnt
17 render-max: true
18 -
[all …]
/linux/drivers/input/touchscreen/
H A Dads7846.c1 // SPDX-License-Identifier: GPL-2.0-only
10 * - corgi_ts.c
11 * Copyright (C) 2004-2005 Richard Purdie
12 * - omap_ts.[hc], ads7846.h, ts_osk.c
39 * Support for ads7843 tested on Atmel at91sam926x-EK.
53 * note. The strength of filtering can be set in the board-* specific
76 * driver is used with DMA-based SPI controllers (like atmel_spi) on
77 * systems where main memory is not DMA-coherent (most non-x86 boards).
85 struct ads7846_buf *rx; member
152 /* leave chip selected when we're done, for quicker re-select? */
[all …]
/linux/drivers/net/vmxnet3/
H A Dvmxnet3_defs.h4 * Copyright (C) 2008-2024, VMware, Inc. All Rights Reserved.
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
23 * Maintained by: pv-drivers@vmware.com
56 VMXNET3_REG_RXPROD = 0x800, /* Rx Producer Index for ring 1 */
57 VMXNET3_REG_RXPROD2 = 0xA00 /* Rx Producer Index for ring 2 */
63 VMXNET3_REG_LB_RXPROD = 0x1400, /* Rx Producer Index for ring 1 */
64 VMXNET3_REG_LB_RXPROD2 = 0x1800, /* Rx Producer Index for ring 2 */
73 #define VMXNET3_REG_ALIGN 8 /* All registers are 8-byte aligned. */
133 * Little Endian layout of bitfields -
139 * Big Endian layout of bitfields -
[all …]
/linux/drivers/net/ethernet/intel/ixgbe/
H A Dixgbe_ptp.c1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright(c) 1999 - 2018 Intel Corporation. */
30 * Period * [ 2 ^ ( MaxWidth - PeriodWidth ) ]
47 * +--------------+ +--------------+
49 * *--------------+ +--------------+
52 * +--------------+ +--------------+
54 * *--------------+ +--------------+
58 * 2^36 * 10^-9 / 60 = 1.14 minutes or 69 seconds
61 * 2^43 * 10^-9 / 3600 = 2.4 hours
89 * represents units of 2^-32 nanoseconds, and uses 31 bits for this, with the
[all …]
/linux/arch/arm/boot/dts/microchip/
H A Dat91sam9x5ek.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * at91sam9x5ek.dtsi - Device Tree file for AT91SAM9x5CM Base board
11 model = "Atmel AT91SAM9X5-EK";
16 stdout-path = "serial0:115200n8";
20 compatible = "atmel,sam9x5-wm8731-audio";
24 atmel,audio-routing =
30 atmel,ssc-controller = <&ssc0>;
31 atmel,audio-codec = <&wm8731>;
36 atmel,adc-ts-wires = <4>;
37 atmel,adc-ts-pressure-threshold = <10000>;
[all …]
/linux/drivers/spi/
H A Dspi-slave-time.c5 * as two 32-bit unsigned integers in binary format and in network byte order,
9 * Copyright (C) 2016-2017 Glider bvba
18 * # spidev_test -D /dev/spidev2.0 -p dummy-8B
21 * max speed: 500000 Hz (500 KHz)
22 * RX | 00 00 04 6D 00 09 5B BB ...
48 ret = priv->msg.status; in spi_slave_time_complete()
59 dev_info(&priv->spi->dev, "Terminating\n"); in spi_slave_time_complete()
60 complete(&priv->finished); in spi_slave_time_complete()
67 u64 ts; in spi_slave_time_submit() local
69 ts = local_clock(); in spi_slave_time_submit()
[all …]
/linux/tools/testing/selftests/net/
H A Dtxtimestamp.c1 // SPDX-License-Identifier: GPL-2.0-only
8 * - SCHED, SND and ACK timestamps
9 * - RAW, UDP and TCP
10 * - IPv4 and IPv6
11 * - various packet sizes (to test GSO and TSO)
17 * A simple `nc6 [-u] -l -p $DESTPORT` will do
87 static int saved_tskey = -1;
88 static int saved_tskey_type = -1;
92 int64_t max; member
103 static int64_t timespec_to_ns64(struct timespec *ts) in timespec_to_ns64() argument
[all …]
/linux/drivers/net/wireless/quantenna/qtnfmac/pcie/
H A Dtopaz_pcie.c1 // SPDX-License-Identifier: GPL-2.0+
103 static void qtnf_deassert_intx(struct qtnf_pcie_topaz_state *ts) in qtnf_deassert_intx() argument
105 void __iomem *reg = ts->base.sysctl_bar + TOPAZ_PCIE_CFG0_OFFSET; in qtnf_deassert_intx()
113 static inline int qtnf_topaz_intx_asserted(struct qtnf_pcie_topaz_state *ts) in qtnf_topaz_intx_asserted() argument
115 void __iomem *reg = ts->base.sysctl_bar + TOPAZ_PCIE_CFG0_OFFSET; in qtnf_topaz_intx_asserted()
121 static void qtnf_topaz_reset_ep(struct qtnf_pcie_topaz_state *ts) in qtnf_topaz_reset_ep() argument
124 TOPAZ_LH_IPC4_INT(ts->base.sysctl_bar)); in qtnf_topaz_reset_ep()
126 pci_restore_state(ts->base.pdev); in qtnf_topaz_reset_ep()
129 static void setup_rx_irqs(struct qtnf_pcie_topaz_state *ts) in setup_rx_irqs() argument
131 void __iomem *reg = PCIE_DMA_WR_DONE_IMWR_ADDR_LOW(ts->base.dmareg_bar); in setup_rx_irqs()
[all …]
/linux/drivers/net/wireless/ath/ath9k/
H A Ddynack.c27 * ath_dynack_get_max_to - set max timeout according to channel width
33 const struct ath9k_channel *chan = ah->curchan; in ath_dynack_get_max_to()
48 * ath_dynack_ewma - EWMA (Exponentially Weighted Moving Average) calculation
53 return (new * (EWMA_DIV - EWMA_LEVEL) + in ath_dynack_ewma()
60 * ath_dynack_get_sifs - get sifs time based on phy used
70 if (IS_CHAN_QUARTER_RATE(ah->curchan)) in ath_dynack_get_sifs()
72 else if (IS_CHAN_HALF_RATE(ah->curchan)) in ath_dynack_get_sifs()
81 * ath_dynack_bssidmask - filter out ACK frames based on BSSID mask
91 if ((common->macaddr[i] & common->bssidmask[i]) != in ath_dynack_bssidmask()
92 (mac[i] & common->bssidmask[i])) in ath_dynack_bssidmask()
[all …]
/linux/arch/arm64/boot/dts/qcom/
H A Dmsm8998-fxtec-pro1.dts1 // SPDX-License-Identifier: BSD-3-Clause
7 /dts-v1/;
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/leds/common.h>
11 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
20 chassis-type = "handset";
21 qcom,board-id = <0x02000b 0x10>;
29 * Until we hook up type-c detection, we
32 extcon_usb: extcon-usb {
33 compatible = "linux,extcon-usb-gpio";
[all …]
H A Dsc7280-qcard.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
14 #include <dt-bindings/iio/qcom,spmi-adc7-pmk8350.h>
15 #include <dt-bindings/iio/qcom,spmi-adc7-pmr735a.h>
16 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
17 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
34 wcd9385: audio-codec-1 {
35 compatible = "qcom,wcd9385-codec";
36 pinctrl-names = "default", "sleep";
37 pinctrl-0 = <&wcd_reset_n>, <&us_euro_hs_sel>;
38 pinctrl-1 = <&wcd_reset_n_sleep>, <&us_euro_hs_sel>;
[all …]
H A Dmsm8998-xiaomi-sagit.dts1 // SPDX-License-Identifier: BSD-3-Clause
3 * Xiaomi Mi 6 (sagit) device tree source based on msm8998-mtp.dtsi
10 /dts-v1/;
16 #include <dt-bindings/input/input.h>
17 #include <dt-bindings/leds/common.h>
18 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
24 /delete-node/ &adsp_mem;
25 /delete-node/ &mpss_mem;
26 /delete-node/ &venus_mem;
27 /delete-node/ &mba_mem;
[all …]
H A Dmsm8998-oneplus-common.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
3 * OnePlus 5(T) (cheeseburger / dumpling) common device tree source based on msm8998-mtp.dtsi
9 /dts-v1/;
11 #include <dt-bindings/gpio/gpio.h>
12 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
20 qcom,msm-id = <292 0x20001>; /* 8998 v2.1 */
23 #address-cells = <2>;
24 #size-cells = <2>;
29 compatible = "simple-framebuffer";
47 power-domains = <&mmcc MDSS_GDSC>;
[all …]
H A Dsdm845-xiaomi-polaris.dts1 // SPDX-License-Identifier: BSD-3-Clause
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
11 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
12 #include <dt-bindings/input/linux-event-codes.h>
13 #include <dt-bindings/sound/qcom,q6afe.h>
14 #include <dt-bindings/sound/qcom,q6asm.h>
16 #include "sdm845-wcd9340.dtsi"
25 /delete-node/ &rmtfs_mem;
[all …]
/linux/arch/arm/boot/dts/cirrus/
H A Dep93xx-ts7250.dts1 // SPDX-License-Identifier: GPL-2.0
5 /dts-v1/;
10 model = "TS-7250 SBC";
11 #address-cells = <1>;
12 #size-cells = <1>;
25 compatible = "gpio-leds";
26 led-0 {
29 linux,default-trigger = "heartbeat";
33 led-1 {
42 nand-controller@60000000 {
[all …]
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3588-extra.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include "rk3588-base.dtsi"
7 #include "rk3588-extra-pinctrl.dtsi"
11 compatible = "rockchip,rk3588-dwc3", "snps,dwc3";
16 clock-names = "ref_clk", "suspend_clk", "bus_clk";
19 phy-names = "usb2-phy", "usb3-phy";
21 power-domains = <&power RK3588_PD_USB>;
24 snps,dis-u2-freeclk-exists-quirk;
25 snps,dis-del-phy-power-chg-quirk;
26 snps,dis-tx-ipgap-linecheck-quirk;
[all …]
/linux/drivers/soc/fsl/qe/
H A Dqmc.c1 // SPDX-License-Identifier: GPL-2.0
12 #include <linux/dma-mapping.h>
64 /* Tx time-slot assignment table pointer (16 bits) */
66 /* Rx pointer (16 bits) */
76 /* Rx time-slot assignment table pointer (16 bits) */
82 /* Time slot assignment table Rx (32 x 16 bits) */
88 /* Rx framer base pointer (16 bits, QE only) */
92 /* A reserved area (0xB0 -> 0xC3) that must be initialized to 0 (QE only) */
129 /* Zero-insertion state (32 bits) */
133 /* Rx buffer descriptor base address (16 bits, offset from MCBASE) */
[all …]
/linux/drivers/scsi/hisi_sas/
H A Dhisi_sas_v1_hw.c1 // SPDX-License-Identifier: GPL-2.0-or-later
325 /* dma rx */
374 /* trans rx */
414 void __iomem *regs = hisi_hba->regs + off; in hisi_sas_read32()
422 void __iomem *regs = hisi_hba->regs + off; in hisi_sas_write32()
430 void __iomem *regs = hisi_hba->regs + (0x400 * phy_no) + off; in hisi_sas_phy_write32()
438 void __iomem *regs = hisi_hba->regs + (0x400 * phy_no) + off; in hisi_sas_phy_read32()
471 memcpy(&identify_frame._un4_11[0], hisi_hba->sas_addr, SAS_ADDR_SIZE); in config_id_frame_v1_hw()
472 memcpy(&identify_frame.sas_addr[0], hisi_hba->sas_addr, SAS_ADDR_SIZE); in config_id_frame_v1_hw()
493 struct domain_device *device = sas_dev->sas_device; in setup_itct_v1_hw()
[all …]
H A Dhisi_sas_v2_hw.c1 // SPDX-License-Identifier: GPL-2.0-or-later
575 DMA_TX_ERR_BASE = 0x40, /* dw2 bit 15-0 */
576 SIPC_RX_ERR_BASE = 0x50, /* dw2 bit 31-16*/
616 /* trans rx */
669 /* sipc rx */
683 /* dma rx */
714 #define HISI_MAX_SATA_SUPPORT_V2_HW (HISI_SAS_COMMAND_ENTRIES_V2_HW/64 - 1)
731 void __iomem *regs = hisi_hba->regs + off; in hisi_sas_read32()
738 void __iomem *regs = hisi_hba->regs + off; in hisi_sas_read32_relaxed()
745 void __iomem *regs = hisi_hba->regs + off; in hisi_sas_write32()
[all …]

1234