Searched full:rstgen (Results 1 – 6 of 6) sorted by relevance
67 resets = <&rstgen JH7100_RSTN_TEMP_SENSE>,68 <&rstgen JH7100_RSTN_TEMP_APB>;
15 Tegra's clocks, and setting their rates. It comprises CLKGEN and RSTGEN units.25 RSTGEN provides the registers needed to control resetting of each block in
38 rstgen: reset-controller@c00 {
54 resets = <&rstgen 109>;
59 resets = <&rstgen RST_PWM>;