Searched +full:rk3576 +full:- +full:cru (Results 1 – 14 of 14) sorted by relevance
/linux/Documentation/devicetree/bindings/soc/rockchip/ |
H A D | grf.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Heiko Stuebner <heiko@sntech.de> 15 - items: 16 - enum: 17 - rockchip,rk3288-sgrf 18 - rockchip,rk3566-pipe-grf 19 - rockchip,rk3568-pcie3-phy-grf 20 - rockchip,rk3568-pipe-grf [all …]
|
/linux/Documentation/devicetree/bindings/clock/ |
H A D | rockchip,rk3576-cru.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/clock/rockchip,rk3576-cru.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Rockchip rk3576 Family Clock and Reset Control Module 10 - Elaine Zhang <zhangqing@rock-chips.com> 11 - Heiko Stuebner <heiko@sntech.de> 12 - Detlev Casanova <detlev.casanova@collabora.com> 15 The RK3576 clock controller generates the clock and also implements a reset 22 const: rockchip,rk3576-cru [all …]
|
/linux/Documentation/devicetree/bindings/mmc/ |
H A D | snps,dwcmshc-sdhci.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/mmc/snps,dwcmshc-sdhci.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Ulf Hansson <ulf.hansson@linaro.org> 11 - Jisheng Zhang <Jisheng.Zhang@synaptics.com> 16 - items: 17 - const: rockchip,rk3576-dwcmshc 18 - const: rockchip,rk3588-dwcmshc 19 - enum: [all …]
|
H A D | rockchip-dw-mshc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/mmc/rockchip-dw-mshc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 13 controller that are not already included in the synopsys-dw-mshc-common.yaml 17 - $ref: synopsys-dw-mshc-common.yaml# 20 - Heiko Stuebner <heiko@sntech.de> 27 - const: rockchip,rk2928-dw-mshc 29 - const: rockchip,rk3288-dw-mshc 30 - items: [all …]
|
/linux/Documentation/devicetree/bindings/net/ |
H A D | rockchip-dwmac.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/net/rockchip-dwmac.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - David Wu <david.wu@rock-chips.com> 18 - rockchip,px30-gmac 19 - rockchip,rk3128-gmac 20 - rockchip,rk3228-gmac 21 - rockchip,rk3288-gmac 22 - rockchip,rk3308-gmac [all …]
|
/linux/Documentation/devicetree/bindings/iio/adc/ |
H A D | rockchip-saradc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/iio/adc/rockchip-saradc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Heiko Stuebner <heiko@sntech.de> 15 - const: rockchip,saradc 16 - const: rockchip,rk3066-tsadc 17 - const: rockchip,rk3399-saradc 18 - const: rockchip,rk3588-saradc 19 - items: [all …]
|
/linux/Documentation/devicetree/bindings/timer/ |
H A D | rockchip,rk-timer.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/timer/rockchip,rk-timer.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Daniel Lezcano <daniel.lezcano@linaro.org> 15 - const: rockchip,rk3288-timer 16 - const: rockchip,rk3399-timer 17 - items: 18 - enum: 19 - rockchip,rv1108-timer [all …]
|
/linux/Documentation/devicetree/bindings/spi/ |
H A D | spi-rockchip.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/spi/spi-rockchip.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 14 - $ref: spi-controller.yaml# 17 - Heiko Stuebner <heiko@sntech.de> 23 - const: rockchip,rk3036-spi 24 - const: rockchip,rk3066-spi 25 - const: rockchip,rk3228-spi 26 - const: rockchip,rv1108-spi [all …]
|
/linux/Documentation/devicetree/bindings/mfd/ |
H A D | syscon.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 12 represent as any specific type of device. The typical use-case is 13 for some other node's driver, or platform-specific code, to acquire 20 - Lee Jones <lee@kernel.org> 30 - al,alpine-sysfabric-servic 31 - allwinner,sun8i-a83t-system-controller 32 - allwinner,sun8i-h3-system-controller 33 - allwinner,sun8i-v3s-system-controller [all …]
|
/linux/Documentation/devicetree/bindings/power/ |
H A D | rockchip,power-controller.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/power/rockchip,power-controller.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Elaine Zhang <zhangqing@rock-chips.com> 11 - Heiko Stuebner <heiko@sntech.de> 18 Power domains contained within power-controller node are 20 Documentation/devicetree/bindings/power/power-domain.yaml. 23 "power-domains" property that is a phandle for the 28 const: power-controller [all …]
|
/linux/Documentation/devicetree/bindings/i2c/ |
H A D | i2c-rk3x.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/i2c/i2c-rk3x.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 14 - $ref: /schemas/i2c/i2c-controller.yaml# 17 - Heiko Stuebner <heiko@sntech.de> 23 - const: rockchip,rv1108-i2c 24 - const: rockchip,rk3066-i2c 25 - const: rockchip,rk3188-i2c 26 - const: rockchip,rk3228-i2c [all …]
|
/linux/drivers/clk/rockchip/ |
H A D | clk-rk3576.c | 1 // SPDX-License-Identifier: GPL-2.0 4 * Author: Elaine Zhang <zhangqing@rock-chips.com> 7 #include <linux/clk-provider.h> 13 #include <dt-bindings/clock/rockchip,rk3576-cru.h> 117 .val = HIWORD_UPDATE(_amcore - 1, RK3576_ACLK_M_BIGCORE_DIV_MASK, \ 124 .val = HIWORD_UPDATE(_amcore - 1, RK3576_ACLK_M_LITCORE_DIV_MASK, \ 131 .val = HIWORD_UPDATE(_pclkdbg - 1, RK3576_PCLK_DBG_LITCORE_DIV_MASK, \ 140 HIWORD_UPDATE(_div - 1, RK3576_ACLK_CCI_DIV_MASK, \ 388 * CRU Clock-Architecture 1733 grf = syscon_regmap_lookup_by_compatible("rockchip,rk3576-pmu0-grf"); in rk3576_clk_init() [all …]
|
H A D | rst-rk3576.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 11 #include <dt-bindings/reset/rockchip,rk3576-cru.h>
|
/linux/drivers/gpu/drm/rockchip/ |
H A D | rockchip_drm_vop2.c | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 * Author: Andy Yan <andy.yan@rock-chips.com> 12 #include <linux/media-bus-format.h> 34 #include <dt-bindings/soc/rockchip,vop2.h> 44 +----------+ +-------------+ +-----------+ 47 +----------+ +-------------+ +---------------+ +-------------+ +-----------+ 48 +----------+ +-------------+ |N from 6 layers| | | 49 | Cluster | | Sel 1 from 6| | Overlay0 +--->| Video Port0 | +-----------+ 51 +----------+ +-------------+ +---------------+ +-------------+ | LVDS | 52 +----------+ +-------------+ +-----------+ [all …]
|