Home
last modified time | relevance | path

Searched +full:reset +full:- +full:mode (Results 1 – 25 of 1073) sorted by relevance

12345678910>>...43

/linux/drivers/power/reset/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 bool "Board level reset or power off"
5 Provides a number of drivers which either reset a complete board
8 Say Y here to enable board reset and power off
13 bool "ams AS3722 power-off driver"
16 This driver supports turning off board via a ams AS3722 power-off.
27 tristate "Atmel AT91 reset driver"
35 tristate "Atmel AT91 SAMA5D2-Compatible shutdown controller driver"
43 tristate "Actions Semi ATC260x PMIC power-off driver"
46 This driver provides power-off and restart support for a system
[all …]
/linux/drivers/phy/amlogic/
H A Dphy-meson-gxl-usb2.c1 // SPDX-License-Identifier: GPL-2.0-only
14 #include <linux/reset.h>
18 /* bits [31:27] are read-only */
66 /* bits [31:14] are read-only */
94 enum phy_mode mode; member
97 struct reset_control *reset; member
112 ret = reset_control_reset(priv->reset); in phy_meson_gxl_usb2_init()
116 ret = clk_prepare_enable(priv->clk); in phy_meson_gxl_usb2_init()
118 reset_control_rearm(priv->reset); in phy_meson_gxl_usb2_init()
129 clk_disable_unprepare(priv->clk); in phy_meson_gxl_usb2_exit()
[all …]
H A Dphy-meson-g12a-usb3-pcie.c1 // SPDX-License-Identifier: GPL-2.0
17 #include <linux/reset.h>
19 #include <dt-bindings/phy/phy.h>
59 struct reset_control *reset; member
61 unsigned int mode; member
79 regmap_write(priv->regmap, PHY_R4, reg); in phy_g12a_usb3_pcie_cr_bus_addr()
80 regmap_write(priv->regmap, PHY_R4, reg); in phy_g12a_usb3_pcie_cr_bus_addr()
82 regmap_write(priv->regmap, PHY_R4, reg | PHY_R4_PHY_CR_CAP_ADDR); in phy_g12a_usb3_pcie_cr_bus_addr()
84 ret = regmap_read_poll_timeout(priv->regmap, PHY_R5, val, in phy_g12a_usb3_pcie_cr_bus_addr()
90 regmap_write(priv->regmap, PHY_R4, reg); in phy_g12a_usb3_pcie_cr_bus_addr()
[all …]
/linux/Documentation/devicetree/bindings/net/dsa/
H A Dmediatek,mt7530.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Arınç ÜNAL <arinc.unal@arinc9.com>
11 - Landen Chao <Landen.Chao@mediatek.com>
12 - DENG Qingfang <dqfext@gmail.com>
13 - Sean Wang <sean.wang@mediatek.com>
14 - Daniel Golle <daniel@makrotopia.org>
17 There are three versions of MT7530, standalone, in a multi-chip module and
18 built-into a SoC.
[all …]
H A Dlan9303.txt2 -------------------------------------------------
6 - compatible: should be
7 - "smsc,lan9303-i2c" for I2C managed mode
9 - "smsc,lan9303-mdio" for mdio managed mode
13 - reset-gpios: GPIO to be used to reset the whole device
14 - reset-duration: reset duration in milliseconds, defaults to 200 ms
23 auto-detected and mapped accordingly.
27 I2C managed mode:
31 fixed-link { /* RMII fixed link to LAN9303 */
33 full-duplex;
[all …]
/linux/drivers/net/hamradio/
H A Dz8530.h1 /* SPDX-License-Identifier: GPL-2.0 */
26 #define RES_EXT_INT 0x10 /* Reset Ext. Status Interrupts */
28 #define RES_RxINT_FC 0x20 /* Reset RxINT on First Character */
29 #define RES_Tx_P 0x28 /* Reset TxINT Pending */
30 #define ERR_RES 0x30 /* Error Reset */
31 #define RES_H_IUS 0x38 /* Reset highest IUS */
33 #define RES_Rx_CRC 0x40 /* Reset Rx CRC Checker */
34 #define RES_Tx_CRC 0x80 /* Reset Tx CRC Checker */
35 #define RES_EOM_L 0xC0 /* Reset EOM latch */
58 #define ADD_SM 0x4 /* Address Search Mode (SDLC) */
[all …]
/linux/sound/soc/codecs/
H A Des7241.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
27 struct gpio_desc *reset; member
38 /* put the device in reset */ in es7241_set_mode()
39 gpiod_set_value_cansleep(priv->reset, 0); in es7241_set_mode()
41 /* set the mode */ in es7241_set_mode()
42 gpiod_set_value_cansleep(priv->m0, m0); in es7241_set_mode()
43 gpiod_set_value_cansleep(priv->m1, m1); in es7241_set_mode()
45 /* take the device out of reset - datasheet does not specify a delay */ in es7241_set_mode()
46 gpiod_set_value_cansleep(priv->reset, 1); in es7241_set_mode()
50 const struct es7241_clock_mode *mode, in es7241_set_consumer_mode() argument
[all …]
/linux/drivers/net/wireless/ath/ath5k/
H A Dreset.c2 * Copyright (c) 2004-2008 Reyk Floeter <reyk@openbsd.org>
3 * Copyright (c) 2006-2008 Nick Kossifidis <mickflemm@gmail.com>
4 * Copyright (c) 2007-2008 Luis Rodriguez <mcgrof@winlab.rutgers.edu>
5 * Copyright (c) 2007-2008 Pavel Roskin <proski@gnu.org>
6 * Copyright (c) 2007-2008 Jiri Slaby <jirislaby@gmail.com>
23 Reset function and helpers
30 #include <linux/pci.h> /* To determine if a card is pci-e */
39 * DOC: Reset function and helpers
41 * Here we implement the main reset routine, used to bring the card
52 * ath5k_hw_register_timeout() - Poll a register for a flag/field change
[all …]
/linux/Documentation/devicetree/bindings/clock/
H A Dsilabs,si5351.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 8 outputs. Si5351A also has a reduced pin-count package (10-MSOP) where only 3
16 https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/data-sheets/Si5351-B.pdf
19 - Alvin Šipraga <alsi@bang-olufsen.dk>
24 - silabs,si5351a # Si5351A, 20-QFN package
25 - silabs,si5351a-msop # Si5351A, 10-MSOP package
26 - silabs,si5351b # Si5351B, 20-QFN package
27 - silabs,si5351c # Si5351C, 20-QFN package
[all …]
/linux/arch/x86/realmode/rm/
H A Dreboot.S1 /* SPDX-License-Identifier: GPL-2.0 */
6 #include <asm/processor-flags.h>
7 #include <asm/msr-index.h>
12 * mode and jumping to the BIOS reset entry point, as if the CPU has
13 * really been reset. The previous version asked the keyboard
14 * controller to pulse the CPU reset line, which is more thorough, but
31 /* Disable paging to drop us out of long mode */
47 /* Set up the IDT for real mode. */
52 * mode. The GDT is not used in real mode; it is just needed here to
58 * Load the data segment registers with 16-bit compatible values
[all …]
/linux/drivers/tty/serial/
H A Dip22zilog.h1 /* SPDX-License-Identifier: GPL-2.0 */
32 #define BPS_TO_BRG(bps, freq) ((((freq) + (bps)) / (2 * (bps))) - 2)
58 #define RES_EXT_INT 0x10 /* Reset Ext. Status Interrupts */
60 #define RES_RxINT_FC 0x20 /* Reset RxINT on First Character */
61 #define RES_Tx_P 0x28 /* Reset TxINT Pending */
62 #define ERR_RES 0x30 /* Error Reset */
63 #define RES_H_IUS 0x38 /* Reset highest IUS */
65 #define RES_Rx_CRC 0x40 /* Reset Rx CRC Checker */
66 #define RES_Tx_CRC 0x80 /* Reset Tx CRC Checker */
67 #define RES_EOM_L 0xC0 /* Reset EOM latch */
[all …]
H A Dsunzilog.h1 /* SPDX-License-Identifier: GPL-2.0 */
24 #define BPS_TO_BRG(bps, freq) ((((freq) + (bps)) / (2 * (bps))) - 2)
50 #define RES_EXT_INT 0x10 /* Reset Ext. Status Interrupts */
52 #define RES_RxINT_FC 0x20 /* Reset RxINT on First Character */
53 #define RES_Tx_P 0x28 /* Reset TxINT Pending */
54 #define ERR_RES 0x30 /* Error Reset */
55 #define RES_H_IUS 0x38 /* Reset highest IUS */
57 #define RES_Rx_CRC 0x40 /* Reset Rx CRC Checker */
58 #define RES_Tx_CRC 0x80 /* Reset Tx CRC Checker */
59 #define RES_EOM_L 0xC0 /* Reset EOM latch */
[all …]
H A Dzs.h1 /* SPDX-License-Identifier: GPL-2.0 */
38 * Per-SCC state for locking and the interrupt handler.
53 #define ZS_BPS_TO_BRG(bps, freq) ((((freq) + (bps)) / (2 * (bps))) - 2)
79 #define RES_EXT_INT 0x10 /* Reset Ext. Status Interrupts */
81 #define RES_RxINT_FC 0x20 /* Reset RxINT on First Character */
82 #define RES_Tx_P 0x28 /* Reset TxINT Pending */
83 #define ERR_RES 0x30 /* Error Reset */
84 #define RES_H_IUS 0x38 /* Reset highest IUS */
86 #define RES_Rx_CRC 0x40 /* Reset Rx CRC Checker */
87 #define RES_Tx_CRC 0x80 /* Reset Tx CRC Checker */
[all …]
/linux/drivers/gpu/drm/panel/
H A Dpanel-samsung-db7430.c1 // SPDX-License-Identifier: GPL-2.0
5 * Found in the Samsung Galaxy Beam GT-I8350 mobile phone.
16 #include <linux/media-bus-format.h>
49 * struct db7430 - state container for a panel controlled by the DB7430
59 /** @reset: reset GPIO line */
60 struct gpio_desc *reset; member
91 struct mipi_dbi *dbi = &db->dbi; in db7430_power_on()
95 ret = regulator_bulk_enable(ARRAY_SIZE(db->regulators), in db7430_power_on()
96 db->regulators); in db7430_power_on()
98 dev_err(db->dev, "failed to enable regulators: %d\n", ret); in db7430_power_on()
[all …]
H A Dpanel-widechips-ws2401.c1 // SPDX-License-Identifier: GPL-2.0
5 * Found in the Samsung Galaxy Ace 2 GT-I8160 mobile phone.
7 * Inspired by code and know-how in the vendor driver by Gareth Phillips.
18 #include <linux/media-bus-format.h>
29 #define WS2401_BCMODE 0xc1 /* Backlight control mode */
33 #define WS2401_WRMIE 0xc7 /* Write MIE mode */
58 * struct ws2401 - state container for a panel controlled by the WS2401
72 /** @reset: reset GPIO line */
73 struct gpio_desc *reset; member
106 struct mipi_dbi *dbi = &ws->dbi; in ws2401_read_mtp_id()
[all …]
H A Dpanel-samsung-s6d27a1.c1 // SPDX-License-Identifier: GPL-2.0
4 * Found in the Samsung Galaxy Ace 2 GT-I8160 mobile phone.
15 #include <linux/media-bus-format.h>
46 struct gpio_desc *reset; member
76 struct mipi_dbi *dbi = &ctx->dbi; in s6d27a1_read_mtp_id()
82 dev_err(ctx->dev, "unable to read MTP ID 1\n"); in s6d27a1_read_mtp_id()
87 dev_err(ctx->dev, "unable to read MTP ID 2\n"); in s6d27a1_read_mtp_id()
92 dev_err(ctx->dev, "unable to read MTP ID 3\n"); in s6d27a1_read_mtp_id()
95 dev_info(ctx->dev, "MTP ID: %02x %02x %02x\n", id1, id2, id3); in s6d27a1_read_mtp_id()
100 struct mipi_dbi *dbi = &ctx->dbi; in s6d27a1_power_on()
[all …]
H A Dpanel-raydium-rm67191.c1 // SPDX-License-Identifier: GPL-2.0
3 * Raydium RM67191 MIPI-DSI panel driver
11 #include <linux/media-bus-format.h>
24 /* Panel specific color-format bits */
201 struct gpio_desc *reset; member
239 u8 buffer[2] = { entry->cmd, entry->param }; in rad_panel_push_cmd_list()
269 ret = regulator_bulk_enable(rad->num_supplies, rad->supplies); in rad_panel_prepare()
273 if (rad->reset) { in rad_panel_prepare()
274 gpiod_set_value_cansleep(rad->reset, 1); in rad_panel_prepare()
276 gpiod_set_value_cansleep(rad->reset, 0); in rad_panel_prepare()
[all …]
H A Dpanel-ronbo-rb070d30.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2018-2019, Bridge Systems BV
4 * Copyright (C) 2018-2019, Bootlin
7 * This file based on panel-ilitek-ili9881c.c
15 #include <linux/media-bus-format.h>
34 struct gpio_desc *reset; member
50 ret = regulator_enable(ctx->supply); in rb070d30_panel_prepare()
52 dev_err(&ctx->dsi->dev, "Failed to enable supply: %d\n", ret); in rb070d30_panel_prepare()
57 gpiod_set_value(ctx->gpios.power, 1); in rb070d30_panel_prepare()
59 gpiod_set_value(ctx->gpios.reset, 1); in rb070d30_panel_prepare()
[all …]
H A Dpanel-ilitek-ili9341.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * - 16-bit parallel RGB interface
7 * - 18-bit parallel RGB interface
8 * - 4-line serial spi interface
13 * Derived from drivers/drm/gpu/panel/panel-ilitek-ili9322.c
58 #define ILI9341_ETMOD 0xb7 /* Entry mode set */
114 /* struct ili9341_config - the system specific ILI9341 configuration */
117 /* mode: the drm display mode */
118 const struct drm_display_mode mode; member
131 /* frc: Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
[all …]
/linux/Documentation/devicetree/bindings/usb/
H A Dsmsc,usb3503.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: SMSC USB3503 High-Speed Hub Controller
10 - Dongjin Kim <tobetter@gmail.com>
15 - smsc,usb3503
16 - smsc,usb3503a
17 - smsc,usb3803
22 connect-gpios:
27 intn-gpios:
[all …]
/linux/Documentation/devicetree/bindings/net/
H A Dqca,ar71xx.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - $ref: ethernet-controller.yaml#
13 - Oleksij Rempel <o.rempel@pengutronix.de>
18 - items:
19 - enum:
20 - qca,ar7100-eth # Atheros AR7100
21 - qca,ar7240-eth # Atheros AR7240
22 - qca,ar7241-eth # Atheros AR7241
[all …]
H A Dsocionext,uniphier-ave4.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/socionext,uniphier-ave4.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
19 - socionext,uniphier-pro4-ave4
20 - socionext,uniphier-pxs2-ave4
21 - socionext,uniphier-ld11-ave4
22 - socionext,uniphier-ld20-ave4
23 - socionext,uniphier-pxs3-ave4
[all …]
/linux/drivers/gpu/drm/loongson/
H A Dlsdc_crtc.c1 // SPDX-License-Identifier: GPL-2.0+
17 * After the CRTC soft reset, the vblank counter would be reset to zero.
24 struct lsdc_device *ldev = lcrtc->ldev; in lsdc_crtc0_soft_reset()
31 /* Soft reset bit, active low */ in lsdc_crtc0_soft_reset()
50 struct lsdc_device *ldev = lcrtc->ldev; in lsdc_crtc1_soft_reset()
57 /* Soft reset bit, active low */ in lsdc_crtc1_soft_reset()
76 struct lsdc_device *ldev = lcrtc->ldev; in lsdc_crtc0_enable()
82 * This may happen in extremely rare cases, but a soft reset can in lsdc_crtc0_enable()
87 drm_warn(&ldev->base, "%s stall\n", lcrtc->base.name); in lsdc_crtc0_enable()
96 struct lsdc_device *ldev = lcrtc->ldev; in lsdc_crtc0_disable()
[all …]
/linux/drivers/usb/host/
H A Docteon-hcd.h1 /* SPDX-License-Identifier: GPL-2.0 */
11 * Copyright (c) 2003-2010 Cavium Networks (support@cavium.com). All rights
104 * This register can be used to configure the core after power-on or a change in
105 * mode of operation. This register mainly contains AHB system-related
121 * bit is used only in Slave mode.
126 * @nptxfemplvl: Non-Periodic TxFIFO Empty Level (NPTxFEmpLvl)
128 * Indicates when the Non-Periodic TxFIFO Empty Interrupt bit in
130 * This bit is used only in Slave mode.
131 * * 1'b0: GINTSTS.NPTxFEmp interrupt indicates that the Non-
133 * * 1'b1: GINTSTS.NPTxFEmp interrupt indicates that the Non-
[all …]
/linux/arch/arm/boot/dts/st/
H A Dstm32mp151c-mect1s.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
6 /dts-v1/;
10 #include "stm32mp15-pinctrl.dtsi"
11 #include "stm32mp15xxaa-pinctrl.dtsi"
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/input/input.h>
14 #include <dt-bindings/leds/common.h>
21 stdout-path = "serial0:1500000n8";
33 v3v3: regulator-v3v3 {
34 compatible = "regulator-fixed";
[all …]

12345678910>>...43