Home
last modified time | relevance | path

Searched +full:register +full:- +full:width (Results 1 – 25 of 1013) sorted by relevance

12345678910>>...41

/linux/drivers/pinctrl/actions/
H A Dpinctrl-owl.h1 // SPDX-License-Identifier: GPL-2.0+
6 * Author: David Liu <liuwei@actions-semi.com>
18 #define MUX_PG(group_name, reg, shift, width) \ argument
27 .mfpctl_width = width, \
28 .drv_reg = -1, \
29 .drv_shift = -1, \
30 .drv_width = -1, \
31 .sr_reg = -1, \
32 .sr_shift = -1, \
33 .sr_width = -1, \
[all …]
/linux/include/media/
H A Dv4l2-cci.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * MIPI Camera Control Interface (CCI) register access helpers.
18 * struct cci_reg_sequence - An individual write from a sequence of CCI writes
20 * @reg: Register address, use CCI_REG#() macros to encode reg width
21 * @val: Register value
23 * Register/value pairs for sequences of writes.
31 * Macros to define register address with the register width encoded
38 * Private CCI register flags, for the use of drivers.
59 * cci_read() - Read a value from a single CCI register
61 * @map: Register map to read from
[all …]
/linux/drivers/media/i2c/
H A Dtw9910.c1 // SPDX-License-Identifier: GPL-2.0
13 * Copyright 2006-7 Jonathan Corbet <corbet@lwn.net>
26 #include <linux/v4l2-mediabus.h>
30 #include <media/v4l2-subdev.h>
36 * register offset
38 #define ID 0x00 /* Product ID Code Register */
39 #define STATUS1 0x01 /* Chip Status Register I */
41 #define OPFORM 0x03 /* Output Format Control Register */
44 #define ACNTL1 0x06 /* Analog Control Register 1 */
45 #define CROP_HI 0x07 /* Cropping Register, High */
[all …]
/linux/drivers/net/ethernet/aquantia/atlantic/hw_atl2/
H A Dhw_atl2_llh_internal.h1 /* SPDX-License-Identifier: GPL-2.0-only */
32 /* register address for bitfield rpf_new_rpf_en */
40 /* width of bitfield rpf_new_rpf_en */
51 /* register address for bitfield l2_uc_req_tag0{f}[2:0] */
59 /* width of bitfield l2_uc_req_tag0{f}[2:0] */
69 /* register address for bitfield rpf_l2_bc_req_tag */
77 /* width of bitfield rpf_l2_bc_req_tag */
87 /* register address for bitfield rpf_rss_red1_data[4:0] */
94 /* width of bitfield rpf_rss_red1_data[4:0] */
105 /* register address for bitfield vlan_req_tag0{f}[3:0] */
[all …]
/linux/drivers/dma/
H A Dfsldma.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * Copyright (C) 2007-2010 Freescale Semiconductor, Inc. All rights reserved.
108 u32 mr; /* 0x00 - Mode Register */
109 u32 sr; /* 0x04 - Status Register */
110 u64 cdar; /* 0x08 - Current descriptor address register */
111 u64 sar; /* 0x10 - Source Address Register */
112 u64 dar; /* 0x18 - Destination Address Register */
113 u32 bcr; /* 0x20 - Byte Count Register */
114 u64 ndar; /* 0x24 - Next Descriptor Address Register */
121 void __iomem *regs; /* DGSR register base */
[all …]
/linux/include/video/
H A Ds1d13xxxfb.h4 * (c) 2005 Thibaut VARENE <varenet@parisc-linux.org>
20 /* S1DREG_REV_CODE register = prod_id (6 bits) + revision (2 bits) */
25 /* register definitions (tested on s1d13896) */
26 #define S1DREG_REV_CODE 0x0000 /* Prod + Rev Code Register */
27 #define S1DREG_MISC 0x0001 /* Miscellaneous Register */
28 #define S1DREG_GPIO_CNF0 0x0004 /* General IO Pins Configuration Register 0 */
29 #define S1DREG_GPIO_CNF1 0x0005 /* General IO Pins Configuration Register 1 */
30 #define S1DREG_GPIO_CTL0 0x0008 /* General IO Pins Control Register 0 */
31 #define S1DREG_GPIO_CTL1 0x0009 /* General IO Pins Control Register 1 */
32 #define S1DREG_CNF_STATUS 0x000C /* Configuration Status Readback Register */
[all …]
/linux/drivers/media/platform/xilinx/
H A Dxilinx-vip.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2013-2015 Ideas on Board
6 * Copyright (C) 2013-2015 Xilinx, Inc.
18 #include <dt-bindings/media/xilinx-vip.h>
20 #include "xilinx-vip.h"
22 /* -----------------------------------------------------------------------------
48 * xvip_get_format_by_code - Retrieve format information for a media bus code
62 if (format->code == code) in xvip_get_format_by_code()
66 return ERR_PTR(-EINVAL); in xvip_get_format_by_code()
71 * xvip_get_format_by_fourcc - Retrieve format information for a 4CC
[all …]
/linux/sound/soc/fsl/
H A Dlpc3xxx-i2s.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
19 struct mutex lock; /* To serialize user-space access */
30 /* I2S controller register offsets */
42 /* i2s_daO i2s_dai register definitions */
43 #define LPC3XXX_I2S_WW8 FIELD_PREP(0x3, 0) /* Word width is 8bit */
44 #define LPC3XXX_I2S_WW16 FIELD_PREP(0x3, 1) /* Word width is 16bit */
45 #define LPC3XXX_I2S_WW32 FIELD_PREP(0x3, 3) /* Word width is 32bit */
50 #define LPC3XXX_I2S_WS_HP(s) FIELD_PREP(0x7FC0, s) /* Word select half period - 1 */
53 #define LPC3XXX_I2S_WW32_HP 0x1f /* Word select half period for 32bit word width */
54 #define LPC3XXX_I2S_WW16_HP 0x0f /* Word select half period for 16bit word width */
[all …]
/linux/drivers/clk/hisilicon/
H A Dclkdivider-hi6220.c1 // SPDX-License-Identifier: GPL-2.0-only
11 #include <linux/clk-provider.h>
19 #define div_mask(width) ((1 << (width)) - 1) argument
22 * struct hi6220_clk_divider - divider clock for hi6220
24 * @hw: handle between common and hardware-specific interfaces
25 * @reg: register containing divider
27 * @width: width of the divider bit field
30 * @lock: register lock
36 u8 width; member
51 val = readl_relaxed(dclk->reg) >> dclk->shift; in hi6220_clkdiv_recalc_rate()
[all …]
/linux/Documentation/devicetree/bindings/regulator/
H A Danatop-regulator.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/regulator/anatop-regulator.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ying-Chun Liu (PaulLiu) <paul.liu@linaro.org>
13 - $ref: regulator.yaml#
17 const: fsl,anatop-regulator
19 regulator-name: true
21 anatop-reg-offset:
23 description: u32 value representing the anatop MFD register offset.
[all …]
/linux/arch/arm/mach-sa1100/
H A Djornada720.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * linux/arch/arm/mach-sa1100/jornada720.c
17 #include <linux/platform_data/sa11x0-serial.h>
26 #include <asm/mach-types.h>
56 {0x0001,0x00}, // Miscellaneous Register
57 {0x01FC,0x00}, // Display Mode Register
58 {0x0004,0x00}, // General IO Pins Configuration Register 0
59 {0x0005,0x00}, // General IO Pins Configuration Register 1
60 {0x0008,0x00}, // General IO Pins Control Register 0
61 {0x0009,0x00}, // General IO Pins Control Register 1
[all …]
/linux/arch/m68k/include/asm/
H A DMC68328.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 /* include/asm-m68knommu/MC68328.h: '328 control registers
8 * Based on include/asm-m68knommu/MC68332.h
26 * 0xFFFFF0xx -- System Control
31 * System Control Register (SCR)
36 #define SCR_WDTH8 0x01 /* 8-Bit Width Select */
39 #define SCR_BETEN 0x10 /* Bus-Error Time-Out Enable */
42 #define SCR_BETO 0x80 /* Bus-Error TimeOut */
45 * Mask Revision Register
52 * 0xFFFFF1xx -- Chip-Select logic
[all …]
H A DMC68EZ328.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 /* include/asm-m68knommu/MC68EZ328.h: 'EZ328 control registers
8 * Based on include/asm-m68knommu/MC68332.h
27 * 0xFFFFF0xx -- System Control
32 * System Control Register (SCR)
37 #define SCR_WDTH8 0x01 /* 8-Bit Width Select */
40 #define SCR_BETEN 0x10 /* Bus-Error Time-Out Enable */
43 #define SCR_BETO 0x80 /* Bus-Error TimeOut */
46 * Silicon ID Register (Mask Revision Register (MRR) for '328 Compatibility)
53 * 0xFFFFF1xx -- Chip-Select logic
[all …]
H A DMC68VZ328.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 /* include/asm-m68knommu/MC68VZ328.h: 'VZ328 control registers
5 * Copyright (c) 2000-2001 Lineo Inc. <www.lineo.com>
6 * Copyright (c) 2000-2001 Lineo Canada Corp. <www.lineo.ca>
9 * Based on include/asm-m68knommu/MC68332.h
29 * 0xFFFFF0xx -- System Control
34 * System Control Register (SCR)
39 #define SCR_WDTH8 0x01 /* 8-Bit Width Select */
42 #define SCR_BETEN 0x10 /* Bus-Error Time-Out Enable */
45 #define SCR_BETO 0x80 /* Bus-Error TimeOut */
[all …]
/linux/drivers/clk/bcm/
H A Dclk-kona.h1 /* SPDX-License-Identifier: GPL-2.0-only */
16 #include <linux/clk-provider.h>
24 #define BAD_CLK_NAME ((const char *)-1)
33 #define FLAG_SET(obj, type, flag) ((obj)->flags |= FLAG(type, flag))
34 #define FLAG_CLEAR(obj, type, flag) ((obj)->flags &= ~(FLAG(type, flag)))
35 #define FLAG_FLIP(obj, type, flag) ((obj)->flags ^= FLAG(type, flag))
36 #define FLAG_TEST(obj, type, flag) (!!((obj)->flags & FLAG(type, flag)))
40 #define ccu_policy_exists(ccu_policy) ((ccu_policy)->enable.offset != 0)
44 #define policy_exists(policy) ((policy)->offset != 0)
55 #define hyst_exists(hyst) ((hyst)->offset != 0)
[all …]
/linux/drivers/edac/
H A Dsynopsys_edac.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * Copyright (C) 2012 - 2014 Xilinx, Inc.
37 /* ECC control register */
39 /* ECC log register */
41 /* ECC address register */
43 /* ECC data[31:0] register */
54 /* Control register bit field definitions */
61 /* ZQ register bit field definitions */
64 /* ECC control register bit field definitions */
68 /* ECC correctable/uncorrectable error log register definitions */
[all …]
/linux/drivers/clk/tegra/
H A Dclk.h1 /* SPDX-License-Identifier: GPL-2.0-only */
9 #include <linux/clk-provider.h>
61 * So below are the valid mask defines for each CLK_OUT_ENB register used to
73 * struct tegra_clk_sync_source - external clock source from codec
75 * @hw: handle between common and hardware-specific interfaces
95 * struct tegra_clk_frac_div - fractional divider clock
97 * @hw: handle between common and hardware-specific interfaces
98 * @reg: register containing divider
99 * @flags: hardware-specific flags
101 * @width: width of the divider bit field
[all …]
/linux/drivers/clk/renesas/
H A Drzv2h-cpg.h1 /* SPDX-License-Identifier: GPL-2.0 */
15 * struct pll - Structure for PLL configuration
17 * @offset: STBY register offset
43 * struct ddiv - Structure for dynamic switching divider
45 * @offset: register offset
47 * @width: width of the divider
48 * @monbit: monitor bit in CPG_CLKSTATUS0 register
49 * @no_rmw: flag to indicate if the register is read-modify-write
55 unsigned int width:4; member
72 .width = _width, \
[all …]
/linux/drivers/clk/sprd/
H A Dmux.h1 /* SPDX-License-Identifier: GPL-2.0 */
14 * struct sprd_mux_ssel - Mux clock's source select bits in its register
15 * @shift: Bit offset of the divider in its register
16 * @width: Width of the divider field in its register
18 * chips, this matches the value of mux clock's register and the
23 u8 width; member
35 .width = _width, \
/linux/drivers/media/platform/ti/omap3isp/
H A Disph3a_af.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * TI OMAP3 ISP - H3A AF module
38 if (af->state == ISPSTAT_DISABLED) in h3a_af_setup_regs()
41 isp_reg_writel(af->isp, af->active_buf->dma_addr, OMAP3_ISP_IOMEM_H3A, in h3a_af_setup_regs()
44 if (!af->update) in h3a_af_setup_regs()
48 pax1 = ((conf->paxel.width >> 1) - 1) << AF_PAXW_SHIFT; in h3a_af_setup_regs()
50 pax1 |= (conf->paxel.height >> 1) - 1; in h3a_af_setup_regs()
51 isp_reg_writel(af->isp, pax1, OMAP3_ISP_IOMEM_H3A, ISPH3A_AFPAX1); in h3a_af_setup_regs()
53 /* Configure AFPAX2 Register */ in h3a_af_setup_regs()
54 /* Set Line Increment in AFPAX2 Register */ in h3a_af_setup_regs()
[all …]
/linux/arch/mips/boot/dts/mti/
H A Dsead3.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
8 #include <dt-bindings/interrupt-controller/mips-gic.h>
11 #address-cells = <1>;
12 #size-cells = <1>;
13 compatible = "mti,sead-3";
14 model = "MIPS SEAD-3";
17 stdout-path = "serial1:115200";
36 cpu_intc: interrupt-controller {
37 compatible = "mti,cpu-interrupt-controller";
[all …]
/linux/drivers/clk/xilinx/
H A Dclk-xlnx-clock-wizard.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2013 - 2021 Xilinx
14 #include <linux/clk-provider.h>
88 /* Divider limits, from UG572 Table 3-4 for Ultrascale+ */
111 /* Get the mask from width */
112 #define div_mask(width) ((1 << (width)) - 1) argument
125 * struct clk_wzrd - Clock wizard private data structure
148 * struct clk_wzrd_divider - clock divider specific to clk_wzrd
150 * @hw: handle between common and hardware-specific interfaces
151 * @base: base address of register containing the divider
[all …]
/linux/drivers/acpi/acpica/
H A Dhwvalid.c1 // SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0
4 * Module Name: hwvalid - I/O request validation
6 * Copyright (C) 2000 - 2025, Intel Corp.
37 * RTC: Real-time clock
77 * PARAMETERS: Address Address of I/O port/register
109 last_address = address + byte_width - 1; in acpi_hw_validate_io_request()
116 /* Maximum 16-bit address in I/O space */ in acpi_hw_validate_io_request()
127 if (address > acpi_protected_ports[ACPI_PORT_INFO_ENTRIES - 1].end) { in acpi_hw_validate_io_request()
143 if ((address <= port_info->end) in acpi_hw_validate_io_request()
144 && (last_address >= port_info->start)) { in acpi_hw_validate_io_request()
[all …]
/linux/drivers/clk/
H A Dclk-axm5516.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * drivers/clk/clk-axm5516.c
16 #include <linux/clk-provider.h>
18 #include <dt-bindings/clock/lsi,axm5516-clks.h>
22 * struct axxia_clk - Common struct to all Axxia clocks.
33 * struct axxia_pllclk - Axxia PLL generated clock.
35 * @reg: Offset into regmap for PLL control register
44 * axxia_pllclk_recalc - Calculate the PLL generated clock rate given the
55 regmap_read(aclk->regmap, pll->reg, &control); in axxia_pllclk_recalc()
69 * struct axxia_divclk - Axxia clock divider
[all …]
/linux/drivers/media/platform/renesas/
H A Drenesas-ceu.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright (C) 2017-2018 Jacopo Mondi <jacopo+renesas@jmondi.org>
6 * Based on soc-camera driver "soc_camera/sh_mobile_ceu_camera.c"
9 * Based on V4L2 Driver for PXA camera host - "pxa_camera.c",
16 #include <linux/dma-mapping.h>
32 #include <media/v4l2-async.h>
33 #include <media/v4l2-common.h>
34 #include <media/v4l2-ctrls.h>
35 #include <media/v4l2-dev.h>
36 #include <media/v4l2-device.h>
[all …]

12345678910>>...41