Home
last modified time | relevance | path

Searched +full:reg +full:- +full:property (Results 1 – 25 of 1206) sorted by relevance

12345678910>>...49

/linux/drivers/mfd/
H A Dsi476x-prop.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * drivers/mfd/si476x-prop.c -- Subroutines to access
13 #include <linux/mfd/si476x-core.h>
46 u16 property) in si476x_core_is_valid_property_a10() argument
80 return si476x_core_element_is_in_range(property, valid_ranges, in si476x_core_is_valid_property_a10()
82 si476x_core_element_is_in_array(property, valid_properties, in si476x_core_is_valid_property_a10()
87 u16 property) in si476x_core_is_valid_property_a20() argument
100 return si476x_core_is_valid_property_a10(core, property) || in si476x_core_is_valid_property_a20()
101 si476x_core_element_is_in_range(property, valid_ranges, in si476x_core_is_valid_property_a20()
103 si476x_core_element_is_in_array(property, valid_properties, in si476x_core_is_valid_property_a20()
[all …]
H A Daltera-sysmgr.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2018-2019, Intel Corporation.
10 #include <linux/arm-smccc.h>
13 #include <linux/mfd/altera-sysmgr.h>
22 * struct altr_sysmgr - Altera SOCFPGA System Manager
35 * @reg: Address offset of register
42 unsigned int reg, unsigned int val) in s10_protected_reg_write() argument
47 arm_smccc_smc(INTEL_SIP_SMC_REG_WRITE, sysmgr_base + reg, in s10_protected_reg_write()
57 * @reg: Address of register
64 unsigned int reg, unsigned int *val) in s10_protected_reg_read() argument
[all …]
/linux/Documentation/devicetree/bindings/display/
H A Dst,stih4xx.txt3 - sti-vtg: video timing generator
5 - compatible: "st,vtg"
6 - reg: Physical base address of the IP registers and length of memory mapped region.
8 - interrupts : VTG interrupt number to the CPU.
9 - st,slave: phandle on a slave vtg
11 - sti-vtac: video timing advanced inter dye communication Rx and TX
13 - compatible: "st,vtac-main" or "st,vtac-aux"
14 - reg: Physical base address of the IP registers and length of memory mapped region.
15 - clocks: from common clock binding: handle hardware IP needed clocks, the
17 See ../clocks/clock-bindings.txt for details.
[all …]
/linux/Documentation/devicetree/bindings/
H A Dresource-names.txt4 include a supplemental property for assigning names to each of the list
5 items. The names property consists of a list of strings in the same
6 order as the data in the resource property.
10 Resource Property Supplemental Names Property
11 ----------------- ---------------------------
12 reg reg-names
13 clocks clock-names
14 interrupts interrupt-names
18 The -names property must be used in conjunction with the normal resource
19 property. If not it will be ignored.
[all …]
/linux/scripts/dtc/
H A Dchecks.c1 // SPDX-License-Identifier: GPL-2.0-or-later
12 fprintf(stderr, "=== %s: ", (c)->name); \
63 struct property *prop, in check_msg()
71 if (!(c->warn && (quiet < 1)) && !(c->error && (quiet < 2))) in check_msg()
74 if (prop && prop->srcpo in check_msg()
909 unsigned int dev, func, reg; check_pci_device_reg() local
982 uint64_t reg = 0; check_simple_bus_reg() local
1053 uint32_t reg = 0; check_i2c_bus_reg() local
1143 uint32_t reg = 0; check_spi_bus_reg() local
1197 struct property *reg, *ranges; check_avoid_default_addr_size() local
[all...]
/linux/Documentation/devicetree/bindings/powerpc/fsl/
H A Dsrio-rmu.txt5 node is composed of three types of sub-nodes ("fsl-srio-msg-unit",
6 "fsl-srio-dbell-unit" and "fsl-srio-port-write-unit").
10 - compatible
13 Definition: Must include "fsl,srio-rmu-vX.Y", "fsl,srio-rmu".
18 - reg
20 Value type: <prop-encoded-array>
21 Definition: A standard property. Specifies the physical address and
25 - fsl,liodn
26 Usage: optional-but-recommended (for devices with PAMU)
27 Value type: <prop-encoded-array>
[all …]
H A Dpamu.txt5 The PAMU is an I/O MMU that provides device-to-memory access control and
10 - compatible : <string>
11 First entry is a version-specific string, such as
12 "fsl,pamu-v1.0". The second is "fsl,pamu".
13 - ranges : <prop-encoded-array>
14 A standard property. Utilized to describe the memory mapped
20 - interrupts : <prop-encoded-array>
25 - #address-cells: <u32>
26 A standard property.
27 - #size-cells : <u32>
[all …]
H A Ddcsr.txt21 - compatible
24 Definition: Must include "fsl,dcsr" and "simple-bus".
25 The DCSR space exists in the memory-mapped bus.
27 - #address-cells
30 Definition: A standard property. Defines the number of cells
33 - #size-cells
36 Definition: A standard property. Defines the number of cells
40 - ranges
42 Value type: <prop-encoded-array>
43 Definition: A standard property. Specifies the physical address
[all …]
H A Draideng.txt3 RAID Engine nodes are defined to describe on-chip RAID accelerators. Each RAID
11 - compatible: Should contain "fsl,raideng-v1.0" as the value
15 - reg: offset and length of the register set for the device
16 - ranges: standard ranges property specifying the translation
22 compatible = "fsl,raideng-v1.0";
23 #address-cells = <1>;
24 #size-cells = <1>;
25 reg = <0x320000 0x10000>;
30 There must be a sub-node for each job queue present in RAID Engine
31 This node must be a sub-node of the main RAID Engine node
[all …]
/linux/Documentation/devicetree/bindings/pci/
H A Dqcom,pcie-common.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/qcom,pcie-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bjorn Andersson <andersson@kernel.org>
11 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
14 reg:
18 reg-names:
26 interrupt-names:
30 iommu-map:
[all …]
/linux/Documentation/devicetree/bindings/x86/
H A Dce4100.txt2 ---------------------------
5 format: <vendor>,<chip>-<device>.
7 name in their compatible property because they first appeared in this
11 -------------
14 #address-cells = <1>;
15 #size-cells = <0>;
20 reg = <0x00>;
26 reg = <0x02>;
34 - device_type
37 - reg
[all …]
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm-nsp-ax.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 * Broadcom Northstar Plus Ax stepping-specific bindings.
4 * Notable differences from B0+ are the secondary-boot-reg and
9 secondary-boot-reg = <0xffff042c>;
13 /delete-property/ dma-coherent;
17 /delete-property/ dma-coherent;
21 /delete-property/ dma-coherent;
25 /delete-property/ dma-coherent;
29 /delete-property/ dma-coherent;
33 /delete-property/ dma-coherent;
[all …]
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dinterrupts.txt5 -------------------------
8 "interrupts" property, an "interrupts-extended" property, or both. If both are
16 interrupt-parent = <&intc1>;
19 The "interrupt-parent" property is used to specify the controller to which
21 controller node. This property is inherited, so it may be specified in an
23 "interrupts" property are always in reference to the node's interrupt parent.
25 The "interrupts-extended" property is a special form; useful when a node needs
27 the inherited one. Each entry in this property contains both the parent phandle
31 interrupts-extended = <&intc1 5 1>, <&intc2 1 0>;
34 -----------------------------
[all …]
/linux/arch/arm/boot/dts/st/
H A Dstm32mp15xx-dhcor-drc-compact.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)
21 stdout-path = "serial0:115200n8";
25 compatible = "gpio-leds";
29 default-state = "off";
35 default-state = "off";
40 compatible = "regulator-fixed";
41 regulator-name = "vio";
42 regulator-min-microvolt = <3300000>;
43 regulator-max-microvolt = <3300000>;
45 regulator-always-on;
[all …]
H A Dstm32mp15xx-dhcor-avenger96.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)
3 * Copyright (C) Linaro Ltd 2019 - All Rights Reserved
9 #include "stm32mp15xx-dhcor-io1v8.dtsi"
22 cec_clock: clk-cec-fixed {
23 #clock-cells = <0>;
24 compatible = "fixed-clock";
25 clock-frequency = <24000000>;
29 stdout-path = "serial0:115200n8";
32 hdmi-out {
33 compatible = "hdmi-connector";
[all …]
H A Dstm32mp157c-emstamp-argon.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
9 #include "stm32mp15-pinctrl.dtsi"
10 #include "stm32mp15xxac-pinctrl.dtsi"
11 #include <dt-bindings/gpio/gpio.h>
12 #include <dt-bindings/mfd/st,stpmic1.h>
23 stdout-path = "serial0:115200n8";
28 reg = <0xc0000000 0x20000000>;
31 reserved-memory {
32 #address-cells = <1>;
33 #size-cells = <1>;
[all …]
H A Dstm32mp135f-dk.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2021 - All Rights Reserved
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/regulator/st,stm32mp13-regulator.h>
15 #include "stm32mp13-pinctrl.dtsi"
18 model = "STMicroelectronics STM32MP135F-DK Discovery Board";
19 compatible = "st,stm32mp135f-dk", "st,stm32mp135";
[all …]
/linux/arch/arm64/boot/dts/qcom/
H A Dsdm660.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
13 compatible = "qcom,adreno-512.0", "qcom,adreno";
14 operating-points-v2 = <&gpu_sdm660_opp_table>;
16 gpu_sdm660_opp_table: opp-table {
17 compatible = "operating-points-v2";
23 * at the same opp-level
25 opp-750000000 {
26 opp-hz = /bits/ 64 <750000000>;
27 opp-level = <RPM_SMD_LEVEL_TURBO>;
28 opp-peak-kBps = <5412000>;
[all …]
/linux/arch/sparc/prom/
H A Dtree_32.c1 // SPDX-License-Identifier: GPL-2.0
30 cnode = prom_nodeops->no_child(node); in __prom_getchild()
44 if ((s32)node == -1) in prom_getchild()
48 if (cnode == 0 || (s32)cnode == -1) in prom_getchild()
62 cnode = prom_nodeops->no_nextnode(node); in __prom_getsibling()
76 if ((s32)node == -1) in prom_getsibling()
80 if (sibnode == 0 || (s32)sibnode == -1) in prom_getsibling()
87 /* Return the length in bytes of property 'prop' at node 'node'.
88 * Return -1 on error.
96 return -1; in prom_getproplen()
[all …]
/linux/Documentation/devicetree/bindings/mmc/
H A Darm,pl18x.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Linus Walleij <linus.walleij@linaro.org>
11 - Ulf Hansson <ulf.hansson@linaro.org>
20 - $ref: /schemas/arm/primecell.yaml#
21 - $ref: mmc-controller.yaml#
29 - arm,pl180
30 - arm,pl181
31 - arm,pl18x
[all …]
/linux/arch/arm/boot/compressed/
H A Dfdt_check_mem_start.c1 // SPDX-License-Identifier: GPL-2.0-only
9 const char *property, int minlen) in get_prop() argument
18 prop = fdt_getprop(fdt, offset, property, &len); in get_prop()
56 * DTB, and, if out-of-range, replace it by the real start address.
59 * used if it yields a valid address, unless the "linux,usable-memory-range"
60 * property is present.
68 const fdt32_t *usable, *reg, *endp; in fdt_check_mem_start() local
80 addr_cells = get_cells(fdt, "#address-cells"); in fdt_check_mem_start()
81 size_cells = get_cells(fdt, "#size-cells"); in fdt_check_mem_start()
87 * This property describes a limitation: memory within this range is in fdt_check_mem_start()
[all …]
/linux/Documentation/devicetree/bindings/phy/
H A Dphy-miphy365x.txt8 - compatible : Should be "st,miphy365x-phy"
9 - st,syscfg : Phandle / integer array property. Phandle of sysconfig group
11 an entry for each port sub-node, specifying the control
14 Required nodes : A sub-node is required for each channel the controller
16 'reg' and 'reg-names' properties are used inside these
21 - #phy-cells : Should be 1 (See second example)
23 - PHY_TYPE_SATA
24 - PHY_TYPE_PCI
25 - reg : Address and length of register sets for each device in
26 "reg-names"
[all …]
/linux/Documentation/firmware-guide/acpi/dsd/
H A Ddata-node-references.rst1 .. SPDX-License-Identifier: GPL-2.0
17 node object. Do not use non-string references as this will produce a copy of
22 hierarchical data extension node [dsd-guide].
25 "@" character and the number of the node in hexadecimal notation (without pre-
26 or postfixes). The same ACPI object shall include the _DSD property extension
27 with a property "reg" that shall have the same numerical value as the number of
31 "reg" property shall be omitted from the ACPI object's _DSD properties and the
39 In the ASL snippet below, the "reference" _DSD property contains a string
47 ToUUID("dbb8e3e6-5886-4ba6-8795-1319f52a966b"),
54 ToUUID("daffd814-6eba-4d8c-8a91-bc9bbf4aa301"),
[all …]
/linux/Documentation/devicetree/bindings/leds/backlight/
H A Dqcom-wled.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/leds/backlight/qcom-wled.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bjorn Andersson <andersson@kernel.org>
11 - Kiran Gunda <quic_kgunda@quicinc.com>
21 - qcom,pm8941-wled
22 - qcom,pmi8950-wled
23 - qcom,pmi8994-wled
24 - qcom,pmi8998-wled
[all …]
/linux/Documentation/devicetree/bindings/misc/
H A Dfsl,qoriq-mc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/misc/fsl,qoriq-mc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Frank Li <Frank.Li@nxp.com>
13 The Freescale Management Complex (fsl-mc) is a hardware resource
15 network-oriented packet processing applications. After the fsl-mc
22 For an overview of the DPAA2 architecture and fsl-mc bus see:
26 same hardware "isolation context" and a 10-bit value called an ICID
30 The generic 'iommus' property is insufficient to describe the relationship
[all …]

12345678910>>...49