| /freebsd/sys/dev/sdhci/ |
| H A D | sdhci.h | 1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
50 /* Controller has an off-by-one issue with timeout value */
62 /* Hardware shifts the 136-bit response, don't do it in software. */
64 /* Wait to see reset bit asserted before waiting for de-asserted */
72 /* All controller slots are non-removable. */
74 /* Issue custom Intel controller reset sequence after power-up. */
96 /* SDMA boundary in SDHCI_BLOCK_SIZE broken - use front-end supplied value. */
271 #define SDHCI_CTRL2_MMC_HS400 0x0005 /* non-standard */
311 #define SDHCI_CAN_MMC_HS400 0x80000000 /* non-standard */
[all …]
|
| H A D | sdhci_fsl_fdt.c | 1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2020 - 2021 Alstom Group.
5 * Copyright (c) 2020 - 2021 Semihalf.
56 #define RD4 (sc->read)
57 #define WR4 (sc->write)
158 /* Hardware tuning can fail, fallback to SW tuning in that case. */
162 * Check window and perform SW tuning.
178 * HS400 tuning is done in HS200 mode, but it has to be done using
180 * know the target mode during tuning procedure. Use this flag for just that.
[all …]
|
| H A D | sdhci.c | 1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
81 #define RD1(slot, off) SDHCI_READ_1((slot)->bus, (slot), (off))
82 #define RD2(slot, off) SDHCI_READ_2((slot)->bus, (slot), (off))
83 #define RD4(slot, off) SDHCI_READ_4((slot)->bus, (slot), (off))
85 SDHCI_READ_MULTI_4((slot)->bus, (slot), (off), (ptr), (count))
87 #define WR1(slot, off, val) SDHCI_WRITE_1((slot)->bus, (slot), (off), (val))
88 #define WR2(slot, off, val) SDHCI_WRITE_2((slot)->bus, (slot), (off), (val))
89 #define WR4(slot, off, val) SDHCI_WRITE_4((slot)->bus, (slot), (off), (val))
91 SDHCI_WRITE_MULTI_4((slot)->bus, (slot), (off), (ptr), (count))
[all …]
|
| /freebsd/sys/dev/mmc/ |
| H A D | mmcbus_if.m | 1 #-
32 # Group. This Simplified Specification is provided on a non-confidential
35 # Association, SD Group, SD-3C LLC or other third parties.
41 # is provided "AS-IS" without any representations or warranties of any
42 # kind. No responsibility is assumed by the SD Group, SD-3C LLC or the SD
44 # right of the SD Group, SD-3C LLC, the SD Card Association or any third
47 # SD Group, SD-3C LLC, the SD Card Association or any third party. Nothing
48 # herein shall be construed as an obligation by the SD Group, the SD-3C LLC
50 # information, know-how or other confidential information to any third party.
65 # Pause re-tuning, optionally with triggering re-tuning up-front. Requires
[all …]
|
| H A D | mmcsd.c | 1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
35 * Group. This Simplified Specification is provided on a non-confidential
38 * Association, SD Group, SD-3C LLC or other third parties.
44 * is provided "AS-IS" without any representations or warranties of any
45 * kind. No responsibility is assumed by the SD Group, SD-3C LLC or the SD
47 * right of the SD Group, SD-3C LLC, the SD Card Association or any third
50 * SD Group, SD-3C LLC, the SD Card Association or any third party. Nothing
51 * herein shall be construed as an obligation by the SD Group, the SD-3C LLC
53 * information, know-how or other confidential information to any third party.
[all …]
|
| H A D | mmc.c | 1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
35 * Group. This Simplified Specification is provided on a non-confidential
38 * Association, SD Group, SD-3C LLC or other third parties.
44 * is provided "AS-IS" without any representations or warranties of any
45 * kind. No responsibility is assumed by the SD Group, SD-3C LLC or the SD
47 * right of the SD Group, SD-3C LLC, the SD Card Association or any third
50 * SD Group, SD-3C LLC, the SD Card Association or any third party. Nothing
51 * herein shall be construed as an obligation by the SD Group, the SD-3C LLC
53 * information, know-how or other confidential information to any third party.
[all …]
|
| H A D | mmcbr_if.m | 1 #-
32 # Group. This Simplified Specification is provided on a non-confidential
35 # Association, SD Group, SD-3C LLC or other third parties.
41 # is provided "AS-IS" without any representations or warranties of any
42 # kind. No responsibility is assumed by the SD Group, SD-3C LLC or the SD
44 # right of the SD Group, SD-3C LLC, the SD Card Association or any third
47 # SD Group, SD-3C LLC, the SD Card Association or any third party. Nothing
48 # herein shall be construed as an obligation by the SD Group, the SD-3C LLC
50 # information, know-how or other confidential information to any third party.
111 # Called by the mmcbus with the bridge claimed to execute initial tuning.
[all …]
|
| H A D | mmc_subr.c | 1 /*-
32 * Group. This Simplified Specification is provided on a non-confidential
35 * Association, SD Group, SD-3C LLC or other third parties.
41 * is provided "AS-IS" without any representations or warranties of any
42 * kind. No responsibility is assumed by the SD Group, SD-3C LLC or the SD
44 * right of the SD Group, SD-3C LLC, the SD Card Association or any third
47 * SD Group, SD-3C LLC, the SD Card Association or any third party. Nothing
48 * herein shall be construed as an obligation by the SD Group, the SD-3C LLC
50 * information, know-how or other confidential information to any third party.
81 memset(cmd->resp, 0, sizeof(cmd->resp)); in mmc_wait_for_cmd()
[all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/mmc/ |
| H A D | marvell,xenon-sdhci.txt | 11 - compatible: should be one of the following
12 - "marvell,armada-3700-sdhci": For controllers on Armada-3700 SoC.
13 Must provide a second register area and marvell,pad-type.
14 - "marvell,armada-ap806-sdhci": For controllers on Armada AP806.
15 - "marvell,armada-ap807-sdhci": For controllers on Armada AP807.
16 - "marvell,armada-cp110-sdhci": For controllers on Armada CP110.
18 - clocks:
23 - clock-names:
28 - reg:
29 * For "marvell,armada-3700-sdhci", two register areas.
[all …]
|
| H A D | marvell,xenon-sdhci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mmc/marvell,xenon-sdhc
[all...] |
| /freebsd/share/man/man4/ |
| H A D | mac_ntpd.4 | 29 .Nd "policy allowing ntpd to run as non-root user"
33 .Bd -ragged -offset indent
40 .Bd -ragged -offset indent
46 .Bd -literal -offset indent
55 system time, and to (re-)bind to the privileged NTP port.
64 to manipulate system time, and the ability to re-bind a UDP socket
69 policy active, it may also be possible to start ntpd as a non-root user,
75 .Bl -inset -compact -offset indent
85 MIBs are available for fine-tuning this MAC policy.
92 .Bl -tag -width indent
|
| H A D | rl.4 | 15 .\" 4. Neither the name of the author nor the names of any co-contributors
41 .Bd -ragged -offset indent
49 .Bd -literal -offset indent
60 descriptor-based data transfer mechanism.
79 .Xr re 4
85 .Bl -tag -width xxxxxxxxxxxxxxxxxxxx
100 .Ar full-duplex
102 .Ar half-duplex
109 .Ar full-duplex
111 .Ar half-duplex
[all …]
|
| /freebsd/contrib/llvm-project/clang/lib/Driver/ToolChains/ |
| H A D | MSVC.h | 1 //===--- MSVC.h - MSVC ToolChain Implementations ----------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
60 /// Set CodeView as the default debug info format for non-MachO binary
61 /// formats, and to DWARF otherwise. Users can use -gcodeview and -gdwarf to
68 /// Set the debugger tuning to "default", since we're definitely not tuning
|
| /freebsd/sbin/ipf/ipftest/ |
| H A D | ipftest.1 | 3 ipftest \- test packet filter rules with arbitrary input.
7 .B \-6bCdDoRvx
9 .B \-F
10 input-format
12 .B \-i
15 .B \-I
18 .B \-l
21 .B \-N
24 .B \-P
27 .B \-r
[all …]
|
| /freebsd/sys/contrib/openzfs/include/sys/ |
| H A D | rrwlock.h | 1 // SPDX-License-Identifier: CDDL-1.0
10 * or https://opensource.org/licenses/CDDL-1.0.
46 * A reader-writer lock implementation that allows re-entrant reads, but
52 * - rr_lock: protects modification and reading of rrwlock_t fields
53 * - rr_cv: cv for waking up readers or waiting writers
54 * - rr_writer: thread id of the current writer
55 * - rr_anon_rount: number of active anonymous readers
56 * - rr_linked_rcount: total number of non-anonymous active readers
57 * - rr_writer_wanted: a writer wants the lock
90 * A reader-mostly lock implementation, tuning above reader-writer locks
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/AsmPrinter/ |
| H A D | DwarfDebug.h | 1 //===- llvm/CodeGen/DwarfDebug.h - Dwarf Debug Framework --------*
[all...] |
| /freebsd/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | TargetOptions.h | 1 //===-- llvm/Target/TargetOptions.h - Target Options ------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
29 Default, // Target-specific (either soft or hard depending on triple, etc).
39 Strict // Never fuse FP-ops.
48 // into 4 types: pointer to non-function, struct,
79 EABI4, // Target-specific (either 4, 5 or gnu depending on triple).
84 /// Identify a debugger for "tuning" the debug info.
86 /// The "debugger tuning" concept allows us to present a more intuitive
[all …]
|
| /freebsd/sys/contrib/openzfs/module/zfs/ |
| H A D | bqueue.c | 1 // SPDX-License-Identifier: CDDL-1.0
26 return ((bqueue_node_t *)((char *)data + q->bq_node_offset)); in obj2node()
33 * is a performance tuning value; when the queue is full, any threads
34 * attempting to enqueue records will block. They will block until they're
43 * or -1 on failure.
56 return (-1); in bqueue_init()
58 list_create(&q->bq_list, node_offset + sizeof (bqueue_node_t), in bqueue_init()
60 list_create(&q->bq_dequeuing_list, node_offset + sizeof (bqueue_node_t), in bqueue_init()
62 list_create(&q->bq_enqueuing_list, node_offset + sizeof (bqueue_node_t), in bqueue_init()
64 cv_init(&q->bq_add_cv, NULL, CV_DEFAULT, NULL); in bqueue_init()
[all …]
|
| H A D | rrwlock.c | 1 // SPDX-License-Identifier: CDDL-1.0
10 * or https://opensource.org/licenses/CDDL-1.0.
34 * This file contains the implementation of a re-entrant read
39 * re-enter another read lock (re-entrant read) - even if there are
44 * The rrwlock_t lock does not allow re-entrant writers, nor does it
45 * allow a re-entrant mix of reads and writes (that is, it does not
52 * lock (rrw_node_t::rn_rrl) the thread has grabbed. Since re-entering
60 * a reader just bumps the anonymous read count (rr_anon_rcount) - no tsd
65 * reader doesn't know if it is a re-entrant lock. But since it may be one,
69 * readers will be able to tell if they are a re-entrant lock (have a
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | GCNPreRALongBranchReg.cpp | 1 //===-- GCNPreRALongBranchReg.cpp ----------------------------------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
13 // instruction size to see if we're in the neighborhood of the maximum branch
14 // distrance threshold tuning of what is considered "long" is handled through
15 // amdgpu-long-branch-factor cl argument which sets LongBranchFactor.
16 //===----------------------------------------------------------------------===//
26 #define DEBUG_TYPE "amdgpu-pre-ra-long-branch-reg"
31 "amdgpu-long-branch-factor", cl::init(1.0), cl::Hidden,
43 // Offset - Distance from the beginning of the function to the beginning
[all …]
|
| /freebsd/usr.bin/clang/llc/ |
| H A D | llc.1 | 4 .nr rst2man-indent-level 0
7 \\$1 \\n[an-margin]
8 level \\n[rst2man-indent-level]
9 level margin: \\n[rst2man-indent\\n[rst2man-indent-level]]
10 -
11 \\n[rst2man-indent0]
12 \\n[rst2man-indent1]
13 \\n[rst2man-indent2]
18 . nr rst2man-indent\\n[rst2man-indent-level] \\n[an-margin]
19 . nr rst2man-indent-level +1
[all …]
|
| /freebsd/contrib/ncurses/ncurses/tty/ |
| H A D | lib_mvcur.c | 2 * Copyright 2018-2022,2023 Thomas E. Dickey *
3 * Copyright 1998-2016,2017 Free Software Foundation, Inc. *
31 * Author: Zeyd M. Ben-Halim <zmbenhal@netcom.com> 1992,1995 *
33 * and: Thomas E. Dickey 1996-on *
54 ** enough, it doesn't use its own hardware-scrolling routine to scroll up
55 ** destination lines for out-of-bounds addresses!
59 ** Compile with -DMAIN to build an interactive tester/timer for the movement
61 ** You can also use it for tuning the formulas used to determine whether
65 ** exercises the non-cup movement capabilities heavily. If you think you've
74 ** go into detail about tuning and how you can gauge the optimizer's
[all …]
|
| /freebsd/sys/dev/ath/ath_hal/ar5212/ |
| H A D | ar5212_ani.c | 1 /*-
2 * SPDX-License-Identifier: ISC
4 * Copyright (c) 2002-2009 Sam Leffler, Errno Consulting
5 * Copyright (c) 2002-2008 Atheros Communications, Inc.
35 ((((x)%(mul)) >= ((mul)/2)) ? ((x) + ((mul) - 1)) / (mul) : (x)/(mul))
37 HAL_EP_RND(ahp->ah_stats.ast_nodestats.ns_avgbrssi, \
46 * further tuning is done.
51 * ANI_ENA_RSSI indicates whether rssi-based processing should
56 * AniControl interface however permits manual tuning through the
60 (AH5212(ah)->ah_procPhyErr & HAL_ANI_ENA)
[all …]
|
| /freebsd/sys/dev/rl/ |
| H A D | if_rl.c | 1 /*-
16 * 4. Neither the name of the author nor the names of any co-contributors
48 * exception of the FEAST chip made by SMC. The 8139 supports bus-master
50 * gains that bus-master DMA usually offers.
54 * on a longword (32-bit) boundary. This means we almost always have to
57 * is 32-bit aligned within the mbuf's data area. The presence of only
72 * On the bright side, the 8139 does have a built-in PHY, although
75 * space. The 8139 supports autonegotiation, as well as a 64-bit multicast
80 * the 8139 lets you directly access the on-board PHY registers. We need
151 "D-Link DFE-520TX (rev. C1) 10/100BaseTX" },
[all …]
|
| /freebsd/sys/dev/ath/ath_hal/ar5416/ |
| H A D | ar5416_ani.c | 1 /*-
2 * SPDX-License-Identifier: ISC
4 * Copyright (c) 2002-2009 Sam Leffler, Errno Consulting
5 * Copyright (c) 2002-2008 Atheros Communications, Inc.
39 ((((x)%(mul)) >= ((mul)/2)) ? ((x) + ((mul) - 1)) / (mul) : (x)/(mul))
41 HAL_EP_RND(ahp->ah_stats.ast_nodestats.ns_avgbrssi, \
50 * further tuning is done.
55 * ANI_ENA_RSSI indicates whether rssi-based processing should
60 * AniControl interface however permits manual tuning through the
64 (AH5212(ah)->ah_procPhyErr & HAL_ANI_ENA)
[all …]
|