Home
last modified time | relevance | path

Searched full:rare (Results 1 – 25 of 440) sorted by relevance

12345678910>>...18

/linux/tools/perf/pmu-events/arch/x86/amdzen1/
H A Dcache.json134 "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized.",
140 …"BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized non-cacheab…
146 "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read sized.",
152 …"BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read sized non-…
158 …"BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Self-modifying code invalidates.",
164 "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Bus locks.",
170 "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Bus lock response.",
/linux/tools/perf/pmu-events/arch/x86/amdzen2/
H A Dcache.json64 "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized.",
70 …"BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized non-cacheab…
76 "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read sized.",
82 …"BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read sized non-…
88 …"BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Self-modifying code invalidates.",
94 "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Bus locks.",
100 "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Bus lock response.",
/linux/tools/objtool/arch/x86/
H A Dspecial.c55 * This is caused by a rare GCC quirk, currently only seen in three driver
67 * warnings are of questionable value anyway, and this is such a rare issue.
129 * Use of RIP-relative switch jumps is quite rare, and in arch_find_switch_table()
130 * indicates a rare GCC quirk/bug which can leave dead in arch_find_switch_table()
/linux/tools/perf/pmu-events/arch/x86/amdzen3/
H A Dcache.json64 "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized.",
70 …"BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized non-cacheab…
76 "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read sized.",
82 …"BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read sized non-…
88 …"BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Self-modifying code invalidates.",
94 "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Bus locks.",
100 "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Bus lock response.",
/linux/arch/mips/include/asm/octeon/
H A Dcvmx-asm.h55 * ordering under very rare conditions. Even if it is rare, better safe
/linux/arch/arm/
H A DKconfig608 (r1p0..r2p2) erratum. Under rare circumstances, a DMB instruction
665 (r2p*) erratum. Under very rare conditions, a faulty
774 (up to r0p4) erratum. In certain rare sequences of code, the
797 (all revs) erratum. In very rare timing conditions, a sequence
807 (all revs) erratum. Within rare timing constraints, executing a
812 bool "ARM errata: A12: CPU might deadlock under some very rare internal conditions"
816 (all revs) erratum. Under very rare timing conditions, the CPU might
824 (r1p0, r1p1, r1p2) erratum. Under very rare timing conditions,
841 bool "ARM errata: A17: CPU might deadlock under some very rare internal conditions"
/linux/Documentation/userspace-api/media/rc/
H A Drc-intro.rst11 is not rare for the same manufacturer to ship different types of
/linux/drivers/media/test-drivers/vivid/
H A DKconfig19 Error injection is supported to test rare errors that are hard
/linux/include/asm-generic/
H A Dbitsperlong.h30 * of size 0 are very rare, and a compile-time-known-size 0 is most likely
/linux/include/linux/
H A Dmodule_signature.h14 /* In stripped ARM and x86-64 modules, ~ is surprisingly rare. */
/linux/Documentation/hwmon/
H A Demc6w201.rst43 The EMC6W201 is a rare device, only found on a few systems, made in
/linux/Documentation/ABI/testing/
H A Dsysfs-bus-i2c-devices-pca954x21 latency for normal operations after rare
/linux/Documentation/devicetree/bindings/sound/
H A Drt5651.txt27 set this bool in the rare case you've a jack-detect switch which is not
/linux/Documentation/mm/
H A Dremap_file_pages.rst27 work slower for rare users of remap_file_pages() but ABI is preserved.
/linux/tools/testing/selftests/firmware/
H A Dfw_run_tests.sh34 echo "Running kernel configuration test 1 -- rare"
/linux/Documentation/i2c/
H A Dten-bit-addresses.rst31 Note that 10-bit address devices are still pretty rare, so the limitations
/linux/Documentation/arch/x86/
H A Dmds.rst159 1. It is rare to get an NMI after VERW, but before returning to userspace.
161 less rare or target it.
/linux/drivers/mtd/nand/onenand/
H A DKconfig16 from 1 to 0. There is a rare possibility that even though the
/linux/drivers/input/mouse/
H A DKconfig308 They are rather rare these days.
324 They are rather rare these days.
/linux/arch/arm64/
H A DKconfig600 …220: Stage 2 translation fault might be incorrectly reported in presence of a Stage 1 fault (rare)"
741 …A55: Completion of affected memory accesses might not be guaranteed by completion of a TLBI (rare)"
746 Under very rare circumstances, affected Cortex-A55 CPUs
757 …he translation table for a virtual address might lead to read-after-read ordering violation (rare)"
766 break-before-make sequence, then under very rare circumstances
792 bool "Neoverse-N1: workaround mis-ordering of instruction fetches (rare)"
863 BFMMLA or VMMLA instructions in rare circumstances when a pair of
979 …510: Completion of affected memory accesses might not be guaranteed by completion of a TLBI (rare)"
984 Under very rare circumstances, affected Cortex-A510 CPUs
/linux/drivers/md/dm-vdo/
H A Dthread-utils.c80 * Otherwise just use the name supplied. This should be a rare occurrence. in vdo_create_thread()
/linux/drivers/gpu/nova-core/
H A Ddriver.rs38 // DMA addresses. These systems should be quite rare.
/linux/arch/powerpc/lib/
H A Dchecksum_64.S31 * aligned addresses should be rare and they would require more
219 * aligned addresses should be rare and they would require more
/linux/Documentation/process/
H A D6.Followthrough.rst13 It is a rare patch which is so good at its first posting that there is no
211 On very rare occasion, you may see something completely different: another
/linux/drivers/misc/sgi-gru/
H A Dgrutlbpurge.c108 * - interblade migration is rare. Processes migrate their GRU context to
111 * is very very rare (ie., no optimization for this case)

12345678910>>...18