Searched +full:qcom +full:- +full:ipq4019 +full:- +full:tlmm +full:- +full:state (Results 1 – 11 of 11) sorted by relevance
/freebsd/sys/contrib/device-tree/Bindings/pinctrl/ |
H A D | qcom,ipq4019-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/qcom,ipq4019-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Technologies, Inc. IPQ4019 TLMM block 10 - Bjorn Andersson <bjorn.andersson@linaro.org> 13 Top Level Mode Multiplexer pin controller in Qualcomm IPQ4019 SoC. 16 - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml# 20 const: qcom,ipq4019-pinctrl 28 gpio-reserved-ranges: true [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/qcom/ |
H A D | qcom-ipq4019-ap.dk07.1-c1.dts | 1 // SPDX-License-Identifier: GPL-2.0 4 #include <dt-bindings/gpio/gpio.h> 5 #include "qcom-ipq4019-ap.dk07.1.dtsi" 8 model = "Qualcomm Technologies, Inc. IPQ4019/AP-DK07.1-C1"; 9 compatible = "qcom,ipq4019-ap-dk07.1-c1", "qcom,ipq4019"; 14 perst-gpios = <&tlmm 38 GPIO_ACTIVE_LOW>; 22 serial_1_pins: serial1-state { 26 bias-disable; 29 spi_0_pins: spi-0-state { 30 spi0-pins { [all …]
|
H A D | qcom-ipq4019-ap.dk04.1.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 #include "qcom-ipq4019.dtsi" 5 #include <dt-bindings/input/input.h> 6 #include <dt-bindings/gpio/gpio.h> 9 model = "Qualcomm Technologies, Inc. IPQ4019/AP-DK04.1"; 17 stdout-path = "serial0:115200n8"; 27 serial_0_pins: serial0-state { 30 bias-disable; 33 serial_1_pins: serial1-state { 37 bias-disable; [all …]
|
H A D | qcom-ipq4019-ap.dk01.1.dtsi | 17 #include <dt-bindings/gpio/gpio.h> 18 #include "qcom-ipq4019.dtsi" 21 model = "Qualcomm Technologies, Inc. IPQ4019/AP-DK01.1"; 28 stdout-path = "serial0:115200n8"; 36 &tlmm { 37 serial_pins: serial-state { 40 bias-disable; 43 spi_0_pins: spi-0-state { 44 spi0-pins { 47 drive-strength = <12>; [all …]
|
H A D | qcom-ipq4018-jalapeno.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 4 #include "qcom-ipq4019.dtsi" 5 #include <dt-bindings/gpio/gpio.h> 6 #include <dt-bindings/input/input.h> 10 compatible = "8dev,jalapeno", "qcom,ipq4018"; 13 &tlmm { 14 mdio_pins: mdio-state { 15 mdio-pins { 18 bias-pull-up; 21 mdc-pins { [all …]
|
H A D | qcom-ipq4018-ap120c-ac.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 3 #include "qcom-ipq4019.dtsi" 4 #include <dt-bindings/gpio/gpio.h> 5 #include <dt-bindings/input/input.h> 8 model = "ALFA Network AP120C-AC"; 9 compatible = "alfa-network,ap120c-ac", "qcom,ipq4018"; 16 stdout-path = "serial0:115200n8"; 20 compatible = "gpio-keys"; 22 key-reset { 24 gpios = <&tlmm 63 GPIO_ACTIVE_LOW>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
H A D | ipq9574.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 5 * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved. 9 #include <dt-bindings/clock/qcom,apss-ipq.h> 10 #include <dt-bindings/clock/qcom,ipq9574-gcc.h> 11 #include <dt-bindings/interconnect/qcom,ipq9574.h> 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include <dt-bindings/reset/qcom,ipq9574-gcc.h> 14 #include <dt-bindings/thermal/thermal.h> 17 interrupt-parent = <&intc>; 18 #address-cells = <2>; [all …]
|
H A D | ipq8074.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/clock/qcom,gcc-ipq8074.h> 10 #address-cells = <2>; 11 #size-cells = <2>; 14 compatible = "qcom,ipq8074"; 15 interrupt-parent = <&intc>; 19 compatible = "fixed-clock"; 20 clock-frequency = <32768>; 21 #clock-cells = <0>; [all …]
|
H A D | ipq6018.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/clock/qcom,gcc-ipq6018.h> 10 #include <dt-bindings/reset/qcom,gcc-ipq6018.h> 11 #include <dt-bindings/clock/qcom,apss-ipq.h> 12 #include <dt-bindings/thermal/thermal.h> 15 #address-cells = <2>; 16 #size-cells = <2>; 17 interrupt-parent = <&intc>; 20 sleep_clk: sleep-clk { [all …]
|
H A D | sm6115.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 6 #include <dt-bindings/clock/qcom,gcc-sm6115.h> 7 #include <dt-bindings/clock/qcom,sm6115-dispcc.h> 8 #include <dt-bindings/clock/qcom,sm6115-gpucc.h> 9 #include <dt-bindings/clock/qcom,rpmcc.h> 10 #include <dt-bindings/dma/qcom-gpi.h> 11 #include <dt-bindings/firmware/qcom,scm.h> 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/interconnect/qcom,rpm-icc.h> 14 #include <dt-bindings/interconnect/qcom,sm6115.h> [all …]
|
/freebsd/sys/dev/qcom_tlmm/ |
H A D | qcom_tlmm_ipq4018.c | 1 /*- 2 * SPDX-License-Identifier: BSD-2-Clause 30 * This is a pinmux/gpio controller for the IPQ4018/IPQ4019. 245 GDEF(-1), 255 if (ofw_bus_is_compatible(dev, "qcom,ipq4019-pinctrl") == 0) in qcom_tlmm_ipq4018_probe() 259 "Qualcomm Atheross TLMM IPQ4018/IPQ4019 GPIO/Pinmux driver"); in qcom_tlmm_ipq4018_probe() 268 KASSERT(mtx_initialized(&sc->gpio_mtx), ("gpio mutex not initialized")); in qcom_tlmm_ipq4018_detach() 271 if (sc->gpio_ih) in qcom_tlmm_ipq4018_detach() 272 bus_teardown_intr(dev, sc->gpio_irq_res, sc->gpio_ih); in qcom_tlmm_ipq4018_detach() 273 if (sc->gpio_irq_res) in qcom_tlmm_ipq4018_detach() [all …]
|