Home
last modified time | relevance | path

Searched +full:pxa250 +full:- +full:pwm (Results 1 – 4 of 4) sorted by relevance

/freebsd/sys/contrib/device-tree/src/arm/intel/pxa/
H A Dpxa25x.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
6 #include "dt-bindings/clock/pxa-clock.h"
10 compatible = "marvell,pxa250";
17 #address-cells = <1>;
18 #size-cells = <1>;
22 compatible = "marvell,pxa250-core-clocks";
23 #clock-cells = <1>;
29 compatible = "fixed-clock";
30 #clock-cells = <0>;
31 clock-frequency = <3686400>;
[all …]
H A Dpxa27x.dtsi1 // SPDX-License-Identifier: GPL-2.0
4 #include "dt-bindings/clock/pxa-clock.h"
11 pdma: dma-controller@40000000 {
12 compatible = "marvell,pdma-1.0";
15 #dma-cells = <2>;
17 #dma-channels = <32>;
18 dma-channels = <32>;
19 #dma-requests = <75>;
20 dma-requests = <75>;
24 pxairq: interrupt-controller@40d00000 {
[all …]
/freebsd/sys/contrib/device-tree/Bindings/pwm/
H A Dpxa-pwm.txt1 Marvell PWM controller
4 - compatible: should be one or more of:
5 - "marvell,pxa250-pwm"
6 - "marvell,pxa270-pwm"
7 - "marvell,pxa168-pwm"
8 - "marvell,pxa910-pwm"
9 - reg: Physical base address and length of the registers used by the PWM channel
10 Note that one device instance must be created for each PWM that is used, so the
11 length covers only the register window for one PWM output, not that of the
12 entire PWM controller. Currently length is 0x10 for all supported devices.
[all …]
H A Dmarvell,pxa-pwm.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pwm/marvell,pxa-pwm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Marvell PXA PWM
10 - Duje Mihanović <duje.mihanovic@skole.hr>
13 - $ref: pwm.yaml#
18 - marvell,pxa250-pwm
19 - marvell,pxa270-pwm
20 - marvell,pxa168-pwm
[all …]