/freebsd/sys/contrib/device-tree/Bindings/regulator/ |
H A D | st,stm32mp1-pwr-reg.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/regulator/st,stm32mp1-pwr-reg.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: STM32MP1 PWR voltage regulators 10 - Pascal Paillet <p.paillet@foss.st.com> 15 - items: 16 - const: st,stm32mp1,pwr-reg 17 - items: 18 - const: st,stm32mp13-pwr-reg [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/rtc/ |
H A D | isil,isl12026.txt | 5 at bus address 0x57. The canonical "reg" value will be for the RTC portion. 9 - "compatible": must be "isil,isl12026" 10 - "reg": I2C bus address of the device (always 0x6f) 14 - "isil,pwr-bsw": If present PWR.BSW bit must be set to the specified 17 - "isil,pwr-sbib": If present PWR.SBIB bit must be set to the specified 25 reg = <0x6f>; 26 isil,pwr-bsw = <0>; 27 isil,pwr-sbib = <1>;
|
/freebsd/sys/contrib/device-tree/Bindings/arm/tegra/ |
H A D | nvidia,tegra20-pmc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/arm/tegra/nvidia,tegra20-pmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jonathan Hunter <jonathanh@nvidia.com> 16 - nvidia,tegra20-pmc 17 - nvidia,tegra30-pmc 18 - nvidia,tegra114-pmc 19 - nvidia,tegra124-pmc [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/soc/tegra/ |
H A D | nvidia,tegra20-pmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/tegra/nvidia,tegra20-pmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jonathan Hunter <jonathanh@nvidia.com> 16 - nvidia,tegra20-pmc 17 - nvidia,tegra30-pmc 18 - nvidia,tegra114-pmc 19 - nvidia,tegra124-pmc [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/gpu/ |
H A D | nvidia,gk20a.txt | 4 - compatible: "nvidia,<gpu>" 6 - nvidia,gk20a 7 - nvidia,gm20b 8 - nvidia,gp10b 9 - nvidia,gv11b 10 - reg: Physical base address and length of the controller's registers. 12 - first entry for bar0 13 - second entry for bar1 14 - interrupts: Must contain an entry for each entry in interrupt-names. 15 See ../interrupt-controller/interrupts.txt for details. [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/ata/ |
H A D | ahci-st.txt | 6 - compatible : Must be "st,ahci" 7 - reg : Physical base addresses and length of register sets 8 - interrupts : Interrupt associated with the SATA device 9 - interrupt-names : Associated name must be; "hostc" 10 - clocks : The phandle for the clock 11 - clock-names : Associated name must be; "ahci_clk" 12 - phys : The phandle for the PHY port 13 - phy-names : Associated name must be; "ahci_phy" 16 - resets : The power-down, soft-reset and power-reset lines of SATA IP 17 - reset-names : Associated names must be; "pwr-dwn", "sw-rst" and "pwr-rst" [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/marvell/ |
H A D | armada-xp-synology-ds414.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 9 * The 0xf1000000 is the default used by the recent, DT-capable, U-Boot 12 * were delivered with an older version of u-boot that left internal 17 * installing it from u-boot prompt) or adjust the Devive Tree 21 /dts-v1/; 23 #include <dt-bindings/input/input.h> 24 #include <dt-binding [all...] |
H A D | armada-388-gp.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 * (RD-88F6820-GP) 8 * Gregory CLEMENT <gregory.clement@free-electrons.com> 11 /dts-v1/; 12 #include "armada-388.dtsi" 13 #include <dt-bindings/gpio/gpio.h> 16 model = "Marvell Armada 388 DB-8 [all...] |
H A D | kirkwood-synology.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 12 pinctrl: pin-controller@10000 { 13 pmx_alarmled_12: pmx-alarmled-12 { 18 pmx_fanctrl_15: pmx-fanctrl-15 { 23 pmx_fanctrl_16: pmx-fanctrl-16 { 28 pmx_fanctrl_17: pmx-fanctrl-17 { 33 pmx_fanalarm_18: pmx-fanalarm-18 { 38 pmx_hddled_20: pmx-hddled-20 { 43 pmx_hddled_21: pmx-hddled-21 { 48 pmx_hddled_22: pmx-hddled-22 { [all …]
|
H A D | armada-370-dlink-dns327l.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree file for D-Link DNS-327L 12 /dts-v1/; 14 #include <dt-bindings/input/input.h> 15 #include <dt-bindings/gpio/gpio.h> 16 #include "armada-370.dtsi" 19 model = "D-Lin [all...] |
H A D | armada-370-mirabox.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 5 * Gregory CLEMENT <gregory.clement@free-electrons.com> 8 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include "armada-370.dtsi" 14 compatible = "globalscale,mirabox", "marvell,armada370", "marvell,armada-370-xp"; 17 stdout-path = "serial0:115200n8"; 22 reg = <0x00000000 0x20000000>; /* 512 MB */ 30 internal-regs { 35 clock-frequency = <600000000>; [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/pinctrl/ |
H A D | brcm,iproc-gpio.txt | 5 - compatible: 6 "brcm,iproc-gpio" for the generic iProc based GPIO controller IP that 7 supports full-featured pinctrl and GPIO functions used in various iProc 10 May contain an SoC-specific compatibility string to accommodate any 11 SoC-specific features 13 "brcm,cygnus-ccm-gpio", "brcm,cygnus-asiu-gpio", or 14 "brcm,cygnus-crmu-gpio" for Cygnus SoCs 16 "brcm,iproc-nsp-gpio" for the iProc NSP SoC that has drive strength support 19 "brcm,iproc-stingray-gpio" for the iProc Stingray SoC that has the general 23 - reg: [all …]
|
/freebsd/sys/arm/nvidia/tegra124/ |
H A D | tegra124_pmc.c | 1 /*- 135 #define WR4(_sc, _r, _v) bus_write_4((_sc)->mem_res, (_r), (_v)) 136 #define RD4(_sc, _r) bus_read_4((_sc)->mem_res, (_r)) 138 #define PMC_LOCK(_sc) mtx_lock(&(_sc)->mtx) 139 #define PMC_UNLOCK(_sc) mtx_unlock(&(_sc)->mtx) 140 #define PMC_LOCK_INIT(_sc) mtx_init(&(_sc)->mtx, \ 141 device_get_nameunit(_sc->dev), "tegra124_pmc", MTX_DEF) 142 #define PMC_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->mtx); 143 #define PMC_ASSERT_LOCKED(_sc) mtx_assert(&(_sc)->mtx, MA_OWNED); 144 #define PMC_ASSERT_UNLOCKED(_sc) mtx_assert(&(_sc)->mtx, MA_NOTOWNED); [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/ |
H A D | imx53-cx9020.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 4 * based on imx53-qsb.dts 7 /dts-v1/; 15 stdout-path = &uart2; 20 reg = <0x70000000 0x20000000>, 24 display- [all...] |
/freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
H A D | sm8150-sony-xperia-kumano.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 6 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 10 #include <dt-bindings/regulator/qcom,rpmh-regulato [all...] |
/freebsd/sys/contrib/device-tree/Bindings/leds/ |
H A D | leds-lp55xx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/leds/leds-lp55xx.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jacek Anaszewski <jacek.anaszewski@gmail.com> 11 - Pavel Machek <pavel@ucw.cz> 27 - national,lp5521 28 - national,lp5523 29 - ti,lp55231 30 - ti,lp5562 [all …]
|
H A D | leds-lp55xx.txt | 4 - compatible: one of 11 - reg: I2C slave address 12 - clock-mode: Input clock mode, (0: automode, 1: internal, 2: external) 15 - led-cur: Current setting at each led channel (mA x10, 0 if led is not connected) 16 - max-cur: Maximun current at each led channel. 19 - enable-gpio: GPIO attached to the chip's enable pin 20 - label: Used for naming LEDs 21 - pwr-sel: LP8501 specific property. Power selection for output channels. 28 - chan-name (optional): name of channel 29 - linux,default-trigger (optional): see [all …]
|
/freebsd/sys/arm64/nvidia/tegra210/ |
H A D | tegra210_pmc.c | 1 /*- 2 * SPDX-License-Identifier: BSD-2-Clause 142 #define PMC_LOCK(_sc) mtx_lock(&(_sc)->mtx) 143 #define PMC_UNLOCK(_sc) mtx_unlock(&(_sc)->mtx) 144 #define PMC_LOCK_INIT(_sc) mtx_init(&(_sc)->mtx, \ 145 device_get_nameunit(_sc->dev), "tegra210_pmc", MTX_DEF) 146 #define PMC_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->mtx); 147 #define PMC_ASSERT_LOCKED(_sc) mtx_assert(&(_sc)->mtx, MA_OWNED); 148 #define PMC_ASSERT_UNLOCKED(_sc) mtx_assert(&(_sc)->mtx, MA_NOTOWNED); 173 {"nvidia,tegra210-pmc", 1}, [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/broadcom/stingray/ |
H A D | stingray-board-base.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) 3 * Copyright(c) 2016-2018 Broadcom 7 #include <dt-bindings/gpio/gpio.h> 18 stdout-path = "serial0:115200n8"; 23 reg = <0x00000000 0x80000000 0x0 0x80000000>, /* 2G @ 2G */ 28 phy-mod [all...] |
/freebsd/sys/contrib/device-tree/src/arm64/nvidia/ |
H A D | tegra210-p2180.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/mfd/max77620.h> 17 stdout-path = "serial0:115200n8"; 22 reg = <0x0 0x80000000 0x1 0x0>; 26 vdd-supply = <&vdd_gpu>; 31 /delete-property/ dmas; 32 /delete-property/ dma-names; 37 /delete-property/ reg-shift; 39 compatible = "nvidia,tegra30-hsuart"; 40 reset-names = "serial"; [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/pci/ |
H A D | rcar-gen4-pci-ep.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 # Copyright (C) 2022-2023 Renesas Electronics Corp. 4 --- 5 $id: http://devicetree.org/schemas/pci/rcar-gen4-pci-ep.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Renesas R-Car Gen4 PCIe Endpoint 11 - Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> 14 - $ref: snps,dw-pcie-ep.yaml# 19 - enum: 20 - renesas,r8a779f0-pcie-ep # R-Car S4-8 [all …]
|
H A D | rcar-gen4-pci-host.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 # Copyright (C) 2022-2023 Renesas Electronics Corp. 4 --- 5 $id: http://devicetree.org/schemas/pci/rcar-gen4-pci-host.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Renesas R-Car Gen4 PCIe Host 11 - Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> 14 - $ref: snps,dw-pcie.yaml# 19 - enum: 20 - renesas,r8a779f0-pcie # R-Car S4-8 [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/rockchip/ |
H A D | rk3066a-rayeager.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 7 #include <dt-bindings/input/input.h> 12 compatible = "chipspark,rayeager-px2", "rockchip,rk3066a"; 22 reg = <0x60000000 0x40000000>; 25 ir: ir-receiver { 26 compatible = "gpio-ir-receiver"; 28 pinctrl-names = "default"; 29 pinctrl-0 = <&ir_int>; 32 keys: gpio-keys { [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/usb/ |
H A D | fsl-usb.txt | 9 - compatible : Should be "fsl-usb2-mph" for multi port host USB 10 controllers, or "fsl-usb2-dr" for dual role USB controllers 11 or "fsl,mpc5121-usb2-dr" for dual role USB controllers of MPC5121. 13 also be mentioned (for eg. fsl-usb2-dr-v2.2 for bsc9132). 14 - phy_type : For multi port host USB controllers, should be one of 17 - reg : Offset and length of the register set for the device 18 - port0 : boolean; if defined, indicates port0 is connected for 19 fsl-usb2-mph compatible controllers. Either this property or 20 "port1" (or both) must be defined for "fsl-usb2-mph" compatible 22 - port1 : boolean; if defined, indicates port1 is connected for [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/broadcom/ |
H A D | bcm2711-rpi-cm4-io.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 3 #include <dt-bindings/leds/common.h> 4 #include "bcm2711-rpi-cm4.dtsi" 5 #include "bcm283x-rpi-led-deprecated.dtsi" 6 #include "bcm283x-rpi-usb-host.dtsi" 29 gpio-line-names = "ID_SDA", 109 reg = <0x51>; 110 quartz-load-femtofarads = <7000>; 116 #address-cells = <1>; [all …]
|