Home
last modified time | relevance | path

Searched full:pwm1 (Results 1 – 25 of 513) sorted by relevance

12345678910>>...21

/linux/Documentation/devicetree/bindings/pinctrl/
H A Dloongson,ls2k-pinctrl.yaml42 enum: [gpio, sdio, can1, can0, pwm3, pwm2, pwm1, pwm0, i2c1, i2c0,
47 enum: [gpio, sdio, can1, can0, pwm3, pwm2, pwm1, pwm0, i2c1, i2c0,
77 pwm1_pins_default: pwm1-pins {
79 groups = "pwm1";
80 function = "pwm1";
H A Dmediatek,mt76x8-pinctrl.yaml40 p4led_an, p4led_kn, pcie, pcm, perst, pwm, pwm0, pwm1,
82 p4led_kn, perst, pwm0, pwm1, refclk, sdmode, spi,
253 const: pwm1
257 enum: [pwm1]
311 enum: [pwm1]
393 p3led_kn, p4led_an, p4led_kn, pwm0, pwm1, sdmode, spis]
H A Dnuvoton,wpcm450-pinctrl.yaml76 fi12, fi13, fi14, fi15, pwm0, pwm1, pwm2, pwm3, pwm4, pwm5,
86 pwm0, pwm1, pwm2, pwm3, pwm4, pwm5, pwm6, pwm7, hg0, hg1,
/linux/Documentation/hwmon/
H A Damc6821.rst54 pwm1 rw pwm1
74 pwm1 = pwm1_auto_point2_pwm. It can go from
91 pwm1 = pwm1_auto_point2_pwm. It can go from
H A Dg762.rst50 speed control (open-loop) via pwm1 described below, 2 for
57 pwm1:
64 the fan speed is programmed by setting a value between 0 and 255 via 'pwm1'
H A Dtc654.rst28 pwm1_mode determines if the pwm output is controlled via the pwm1 value
33 the pwm1 value. Setting pwm1_mode to 0 will cause the pwm output to be
H A Dpwm-fan.rst26 pwm1_enable rw keep enable mode, defines behaviour when pwm1=0
31 pwm1 rw relative speed (0-255), 255=max. speed.
H A Dthmc50.rst80 pwm1
85 The value of 0 for pwm1 also forces FAN_OFF signal from the chip,
H A Dw83793.rst77 sure bit 0 is cleared in the 6 values. And then set the pwm1 value to
112 Only Fan1-5 and PWM1-3 are guaranteed to always exist, other fan inputs and
/linux/drivers/hwmon/
H A Dadm1026.c278 struct pwm_data pwm1; /* Pwm control values */ member
351 data->pwm1.pwm = adm1026_read_value(client, in adm1026_update_device()
438 data->pwm1.enable = 2; in adm1026_update_device()
439 data->pwm1.auto_pwm_min = in adm1026_update_device()
440 PWM_MIN_FROM_REG(data->pwm1.pwm); in adm1026_update_device()
1267 return sprintf(buf, "%d\n", PWM_FROM_REG(data->pwm1.pwm)); in pwm1_show()
1276 if (data->pwm1.enable == 1) { in pwm1_store()
1285 data->pwm1.pwm = PWM_TO_REG(val); in pwm1_store()
1286 adm1026_write_value(client, ADM1026_REG_PWM, data->pwm1.pwm); in pwm1_store()
1297 return sprintf(buf, "%d\n", data->pwm1.auto_pwm_min); in temp1_auto_point1_pwm_show()
[all …]
H A Dlm63.c158 u8 pwm1[13]; /* 0: current output member
211 data->pwm1[1 + i] = i2c_smbus_read_byte_data(client, in lm63_update_lut()
251 data->pwm1[0] = i2c_smbus_read_byte_data(client, in lm63_update_device()
314 if (data->pwm1[1 + i - 1] > data->pwm1[1 + i] in lm63_lut_looks_bad()
370 pwm = data->pwm1[nr]; in show_pwm1()
372 pwm = data->pwm1[nr] >= 2 * data->pwm1_freq ? in show_pwm1()
373 255 : (data->pwm1[nr] * 255 + data->pwm1_freq) / in show_pwm1()
401 data->pwm1[nr] = data->pwm_highres ? val : in set_pwm1()
403 i2c_smbus_write_byte_data(client, reg, data->pwm1[nr]); in set_pwm1()
744 static SENSOR_DEVICE_ATTR(pwm1, S_IWUSR | S_IRUGO, show_pwm1, set_pwm1, 0);
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm2835-common.dtsi177 pwm1_gpio13: pwm1-gpio13 {
181 pwm1_gpio19: pwm1-gpio19 {
185 pwm1_gpio41: pwm1-gpio41 {
189 pwm1_gpio45: pwm1-gpio45 {
/linux/Documentation/devicetree/bindings/pwm/
H A Dti,twl-pwm.txt4 On TWL4030 series: PWM1 and PWM2
5 On TWL6030 series: PWM0 and PWM1
H A Dpwm-lp3943.txt9 - ti,pwm0 or ti,pwm1: Output pin number(s) for PWM channel 0 or 1.
33 ti,pwm1 = <15>;
H A Dmediatek,mt2712-pwm.yaml57 - const: pwm1
91 "pwm1", "pwm2",
/linux/arch/loongarch/boot/dts/
H A Dloongson-2k1000-ref.dts134 pwm1_pins_default: pwm1-pins {
136 groups = "pwm1";
137 function = "pwm1";
/linux/sound/soc/codecs/
H A Dtas5086.c590 SOC_DAPM_ENUM("PWM1 Output", tas5086_dapm_output_mux_enum[0]),
608 SND_SOC_DAPM_OUTPUT("PWM1"),
628 SND_SOC_DAPM_MUX("PWM1 Mux", SND_SOC_NOPM, 0, 0,
694 { "PWM1 Mux", "Channel 1 Mux", "Channel 1 Mux" },
701 { "PWM1 Mux", "Channel 2 Mux", "Channel 2 Mux" },
708 { "PWM1 Mux", "Channel 3 Mux", "Channel 3 Mux" },
715 { "PWM1 Mux", "Channel 4 Mux", "Channel 4 Mux" },
722 { "PWM1 Mux", "Channel 5 Mux", "Channel 5 Mux" },
729 { "PWM1 Mux", "Channel 6 Mux", "Channel 6 Mux" },
737 { "PWM1", NULL, "PWM1 Mux" },
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3318-a95x-z2.dts132 pwms = <&pwm1 0 5000 1>;
246 pwm1 {
247 pwm1_pin_pull_up: pwm1-pin-pull-up {
281 &pwm1 {
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6dl-aristainetos_4.dts17 pwms = <&pwm1 0 5000000 0>;
81 &pwm1 {
H A Dimx6qdl-cubox-i.dtsi67 pwms = <&pwm1 0 50000 0>;
183 pinctrl_cubox_i_pwm1: cubox-i-pwm1-front-led {
240 &pwm1 {
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mn-bsh-smm-s2-display.dtsi9 pwms = <&pwm1 0 700000 0>; /* 700000 ns = 1337Hz */
37 &pwm1 {
/linux/Documentation/driver-api/thermal/
H A Dnouveau_thermal.rst63 * pwm1:
78 * 1: The fan can be driven in manual (use pwm1 to change the speed);
/linux/drivers/pinctrl/mediatek/
H A Dpinctrl-mt76x8.c40 FUNC("pwm1 utif", 2, 19, 1),
41 FUNC("pwm1", 0, 19, 1),
171 GRP_G("pwm1", pwm1_grp, MT76X8_GPIO_MODE_MASK,
/linux/Documentation/devicetree/bindings/regulator/
H A Dpwm-regulator.yaml96 pwms = <&pwm1 0 8448 0>;
114 pwms = <&pwm1 0 8448 0>;
/linux/arch/arm/boot/dts/allwinner/
H A Dsun5i-gr8.dtsi111 pwm1_pins: pwm1-pin {
113 function = "pwm1";

12345678910>>...21