Home
last modified time | relevance | path

Searched full:pwm0 (Results 1 – 25 of 264) sorted by relevance

1234567891011

/linux/arch/arm64/boot/dts/renesas/
H A Dhihope-rzg2-ex-lvds.dtsi11 pwms = <&pwm0 0 50000>;
41 pwm0_pins: pwm0 {
42 groups = "pwm0";
43 function = "pwm0";
47 &pwm0 {
H A Dhihope-rzg2-ex.dtsi84 pwm0_pins: pwm0 {
85 groups = "pwm0";
86 function = "pwm0";
90 &pwm0 {
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dloongson,ls2k-pinctrl.yaml42 enum: [gpio, sdio, can1, can0, pwm3, pwm2, pwm1, pwm0, i2c1, i2c0,
47 enum: [gpio, sdio, can1, can0, pwm3, pwm2, pwm1, pwm0, i2c1, i2c0,
84 pwm0_pins_default: pwm0-pins {
86 groups = "pwm0";
87 function = "pwm0";
H A Dmediatek,mt76x8-pinctrl.yaml40 p4led_an, p4led_kn, pcie, pcm, perst, pwm, pwm0, pwm1,
82 p4led_kn, perst, pwm0, pwm1, refclk, sdmode, spi,
244 const: pwm0
248 enum: [pwm0]
320 enum: [pwm0]
393 p3led_kn, p4led_an, p4led_kn, pwm0, pwm1, sdmode, spis]
H A Dmediatek,mt7986-pinctrl.yaml96 "pwm0" "pwm" 21,
216 enum: [pwm0, pwm1_0, pwm1_1]
276 GPIO_14, GPIO_15, PWM0, PWM1, SPI0_CLK, SPI0_MOSI,
400 groups = "pwm0", "pwm1_0";
H A Dnuvoton,wpcm450-pinctrl.yaml76 fi12, fi13, fi14, fi15, pwm0, pwm1, pwm2, pwm3, pwm4, pwm5,
86 pwm0, pwm1, pwm2, pwm3, pwm4, pwm5, pwm6, pwm7, hg0, hg1,
/linux/arch/riscv/boot/dts/sifive/
H A Dhifive-unleashed-a00.dts52 pwms = <&pwm0 0 7812500 PWM_POLARITY_INVERTED>;
60 pwms = <&pwm0 1 7812500 PWM_POLARITY_INVERTED>;
68 pwms = <&pwm0 2 7812500 PWM_POLARITY_INVERTED>;
76 pwms = <&pwm0 3 7812500 PWM_POLARITY_INVERTED>;
131 &pwm0 {
H A Dhifive-unmatched-a00.dts54 pwms = <&pwm0 0 7812500 PWM_POLARITY_INVERTED>;
71 pwms = <&pwm0 2 7812500 PWM_POLARITY_INVERTED>;
77 pwms = <&pwm0 1 7812500 PWM_POLARITY_INVERTED>;
83 pwms = <&pwm0 3 7812500 PWM_POLARITY_INVERTED>;
275 &pwm0 {
/linux/arch/arm/boot/dts/microchip/
H A Dat91-kizboxmini-common.dtsi60 pwms = <&pwm0 2 10000000 0>;
68 pwms = <&pwm0 0 10000000 0>;
75 pwms = <&pwm0 1 10000000 0>;
93 &pwm0 {
H A Dat91-kizbox2-common.dtsi64 pwms = <&pwm0 2 10000000 0>;
71 pwms = <&pwm0 1 10000000 0>;
78 pwms = <&pwm0 0 10000000 0>;
163 &pwm0 {
H A Dat91-kizbox3_common.dtsi76 pwms = <&pwm0 0 10000000 0>;
84 pwms = <&pwm0 1 10000000 0>;
92 pwms = <&pwm0 2 10000000 0>;
99 pwms = <&pwm0 3 10000000 0>;
334 &pwm0 {
H A Dat91sam9m10g45ek.dts158 pwm0 {
215 pwm0: pwm@fffb8000 { label
333 pwms = <&pwm0 3 5000 PWM_POLARITY_INVERTED>;
340 pwms = <&pwm0 1 5000 PWM_POLARITY_INVERTED>;
H A Dat91sam9rlek.dts190 pwm0: pwm@fffc8000 { label
230 pwms = <&pwm0 1 5000 PWM_POLARITY_INVERTED>;
236 pwms = <&pwm0 2 5000 PWM_POLARITY_INVERTED>;
/linux/Documentation/devicetree/bindings/pwm/
H A Dpwm-sifive.yaml32 - const: sifive,pwm0
37 SiFive FU540 and FU740 chip respectively, and "sifive,pwm0" for the
66 compatible = "sifive,fu540-c000-pwm", "sifive,pwm0";
H A Dpwm-lp3943.txt9 - ti,pwm0 or ti,pwm1: Output pin number(s) for PWM channel 0 or 1.
32 ti,pwm0 = <8 9 10>;
/linux/arch/loongarch/boot/dts/
H A Dloongson-2k1000-ref.dts141 pwm0_pins_default: pwm0-pins {
143 groups = "pwm0";
144 function = "pwm0";
/linux/drivers/video/backlight/
H A Dpandora_bl.c4 * Pandora uses TWL4030 PWM0 -> TPS61161 combo for control backlight.
59 /* first disable PWM0 output, then clock */ in pandora_backlight_update_status()
76 /* first enable clock, then PWM0 out */ in pandora_backlight_update_status()
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3318-a95x-z2.dts121 pwms = <&pwm0 0 5000 1>;
240 pwm0 {
241 pwm0_pin_pull_up: pwm0-pin-pull-up {
275 &pwm0 {
H A Drk3566-powkiddy-rgb10max3.dts74 pwms = <&pwm0 0 25000 0>;
78 &pwm0 {
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm2835-common.dtsi165 pwm0_gpio12: pwm0-gpio12 {
169 pwm0_gpio18: pwm0-gpio18 {
173 pwm0_gpio40: pwm0-gpio40 {
/linux/drivers/pinctrl/sunxi/
H A Dpinctrl-suniv-f1c100s.c50 SUNXI_FUNCTION(0x3, "pwm0"), /* PWM0 */
83 SUNXI_FUNCTION(0x3, "pwm0"), /* PWM0 */
347 SUNXI_FUNCTION(0x4, "pwm0"), /* PWM0 */
/linux/arch/arm/boot/dts/rockchip/
H A Drk3288-veyron-edp.dtsi50 pwms = <&pwm0 0 1000000 0>;
109 &pwm0 {
/linux/arch/arm/boot/dts/intel/pxa/
H A Dpxa300-raumfeld-controller.dts59 pwms = <&pwm0 10000>;
109 &pwm0 {
227 pwm0_pins: pwm0-pins {
/linux/drivers/pinctrl/mediatek/
H A Dpinctrl-mt76x8.c46 FUNC("pwm0 utif", 2, 18, 1),
47 FUNC("pwm0", 0, 18, 1),
173 GRP_G("pwm0", pwm0_grp, MT76X8_GPIO_MODE_MASK,
/linux/drivers/pinctrl/
H A Dpinctrl-ingenic.c228 INGENIC_PIN_GROUP("pwm0", jz4730_pwm_pwm0, 1),
243 static const char *jz4730_pwm0_groups[] = { "pwm0", };
254 INGENIC_PIN_FUNCTION("pwm0", jz4730_pwm0),
323 INGENIC_PIN_GROUP("pwm0", jz4740_pwm_pwm0, 0),
342 static const char *jz4740_pwm0_groups[] = { "pwm0", };
357 INGENIC_PIN_FUNCTION("pwm0", jz4740_pwm0),
429 INGENIC_PIN_GROUP("pwm0", jz4725b_pwm_pwm0, 0),
448 static const char *jz4725b_pwm0_groups[] = { "pwm0", };
460 INGENIC_PIN_FUNCTION("pwm0", jz4725b_pwm0),
555 INGENIC_PIN_GROUP("pwm0", jz4750_pwm_pwm0, 0),
[all …]

1234567891011