| /linux/drivers/pci/pcie/ |
| H A D | ptm.c | 14 * If the next upstream device supports PTM, return it; otherwise return
15 * NULL. PTM Messages are local, so both link partners must support it.
22 * Switch Downstream Ports are not permitted to have a PTM in pci_upstream_ptm()
23 * capability; their PTM behavior is controlled by the Upstream in pci_upstream_ptm()
37 * Find the PTM Capability (if present) and extract the information we need
42 u16 ptm; in pci_ptm_init() local
49 ptm = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_PTM); in pci_ptm_init()
50 if (!ptm) in pci_ptm_init()
53 dev->ptm_cap = ptm; in pci_ptm_init()
56 pci_read_config_dword(dev, ptm + PCI_PTM_CAP, &cap); in pci_ptm_init()
[all …]
|
| H A D | Makefile | 14 obj-$(CONFIG_PCIE_PTM) += ptm.o
|
| /linux/arch/arm/boot/dts/hisilicon/ |
| H A D | hip04.dtsi | 732 ptm@0,e3c7c000 {
748 ptm@0,e3c7d000 {
764 ptm@0,e3c7e000 {
780 ptm@0,e3c7f000 {
796 ptm@0,e3cbc000 {
812 ptm@0,e3cbd000 {
828 ptm@0,e3cbe000 {
844 ptm@0,e3cbf000 {
860 ptm@0,e3cfc000 {
876 ptm@0,e3cfd000 {
[all …]
|
| /linux/drivers/net/ethernet/intel/igc/ |
| H A D | igc_defines.h | 570 /* PCIe PTM Control */
571 #define IGC_PTM_CTRL_START_NOW BIT(29) /* Start PTM Now */
572 #define IGC_PTM_CTRL_EN BIT(30) /* Enable PTM */
573 #define IGC_PTM_CTRL_TRIG BIT(31) /* PTM Cycle trigger */
578 #define IGC_PTM_CYC_TIME_DEFAULT 5 /* Default PTM cycle time */
579 #define IGC_PTM_TIMEOUT_DEFAULT 255 /* Default timeout for PTM errors */
589 /* PCIe PTM Status */
590 #define IGC_PTM_STAT_VALID BIT(0) /* PTM Status */
592 #define IGC_PTM_STAT_BAD_PTM_RES BIT(2) /* PTM Response msg instead of PTM Response Data */
594 #define IGC_PTM_STAT_ADJUST_1ST BIT(4) /* 1588 timer adjusted during 1st PTM cycle */
[all …]
|
| H A D | igc_ptp.c | 912 * PCIe PTM:
914 * 1. We have an way to convert the timestamps in the PTM messages
918 * 2. We have PTM enabled in the path from the device to the PCIe root port.
925 /* FIXME: it was noticed that enabling support for PCIe PTM in in igc_is_crosststamp_supported()
957 netdev_err(netdev, "PTM Error: Root port timeout\n"); in igc_ptm_log_error()
960 netdev_err(netdev, "PTM Error: Bad response, PTM Response Data expected\n"); in igc_ptm_log_error()
963 netdev_err(netdev, "PTM Error: T4 minus T1 overflow\n"); in igc_ptm_log_error()
966 netdev_err(netdev, "PTM Error: 1588 timer adjusted during first PTM cycle\n"); in igc_ptm_log_error()
969 netdev_err(netdev, "PTM Error: 1588 timer adjusted during non-first PTM cycle\n"); in igc_ptm_log_error()
972 netdev_err(netdev, "PTM Error: Unknown error (%#x)\n", ptm_stat); in igc_ptm_log_error()
[all …]
|
| H A D | igc_regs.h | 272 #define IGC_PTM_CTRL 0x12540 /* PTM Control */
273 #define IGC_PTM_STAT 0x12544 /* PTM Status */
274 #define IGC_PTM_CYCLE_CTRL 0x1254C /* PTM Cycle Control */
276 /* PTM Time registers */
284 #define IGC_PTM_PREV_T4M1 0x12578 /* T4 Minus T1 on previous PTM Cycle */
285 #define IGC_PTM_CURR_T4M1 0x1257C /* T4 Minus T1 on this PTM Cycle */
286 #define IGC_PTM_PREV_T3M2 0x12580 /* T3 Minus T2 on previous PTM Cycle */
287 #define IGC_PTM_TDELAY 0x12594 /* PTM PCIe Link Delay */
|
| /linux/arch/sh/include/cpu-sh4/cpu/ |
| H A D | sh7724.h | 65 /* PTM */
148 /* LCDC (PTC/PTD/PTE/PTF/PTM/PTR) */
159 /* SCIF0 (PTF/PTM) */
220 /* VOU (PTL/PTM/PTN*/
227 /* MSIOF0 (PTL/PTM) */
|
| H A D | sh7757.h | 54 /* PTM */
180 /* PTM (mobule: LBSC, IIC) */
|
| H A D | sh7722.h | 62 /* PTM */
|
| /linux/Documentation/devicetree/bindings/arm/ |
| H A D | arm,coresight-etm.yaml | 91 Must be present if the system accesses ETM/PTM management registers via
128 ptm@2201c000 {
144 ptm@2201d000 {
|
| /linux/scripts/kconfig/ |
| H A D | conf.c | 185 int ptm = 33; /* probability of tristate = m */ in conf_set_all_new_symbols() local
210 ptm = pby / 2; in conf_set_all_new_symbols()
211 pty = pby - ptm; in conf_set_all_new_symbols()
215 ptm = p[1]; in conf_set_all_new_symbols()
216 pby = pty + ptm; in conf_set_all_new_symbols()
221 ptm = p[2]; in conf_set_all_new_symbols()
225 if (pty + ptm > 100) { in conf_set_all_new_symbols()
263 else if (cnt < pty + ptm) in conf_set_all_new_symbols()
|
| /linux/Documentation/trace/coresight/ |
| H A D | coresight.rst | 41 | # ETM # ::::: | # PTM # ::::: ::::: @ |
77 ; PTM = Program Trace Macrocell
89 the basic tracing functionality, enabling components such ETM/PTM, funnel,
99 PTM:
157 replicator 20030000.tpiu 2201c000.ptm 2203c000.etm 2203e000.etm
158 20010000.etb 20040000.funnel 2201d000.ptm 2203d000.etm
351 replicator 20030000.tpiu 2201c000.ptm 2203c000.etm 2203e000.etm
352 20010000.etb 20040000.funnel 2201d000.ptm 2203d000.etm
365 root:/sys/bus/coresight/devices# echo 1 > 2201c000.ptm/enable_source
366 root:/sys/bus/coresight/devices# cat 2201c000.ptm/enable_source
[all …]
|
| /linux/include/linux/ |
| H A D | coresight-pmu.h | 28 * Most of them are orignally from ETMv3.5/PTM's ETMCR config, therefore,
29 * ETMv3.5/PTM doesn't define ETMCR config bits with prefix "ETM3_" and
|
| /linux/tools/include/linux/ |
| H A D | coresight-pmu.h | 28 * Most of them are orignally from ETMv3.5/PTM's ETMCR config, therefore,
29 * ETMv3.5/PTM doesn't define ETMCR config bits with prefix "ETM3_" and
|
| /linux/Documentation/devicetree/bindings/net/ |
| H A D | ti,k3-am654-cpts.yaml | 30 Measurement (PTM).
36 - PCIe subsystem CPTS for PTM support
|
| /linux/drivers/hwtracing/coresight/ |
| H A D | coresight-etm3x-core.c | 349 * Possible to have cores with PTM (supports ret stack) and ETM in etm_parse_event_config()
998 /* PTM 1.0 */
999 CS_AMBA_ID_DATA(0x000bb950, "PTM 1.0"),
1000 /* PTM 1.1 */
1001 CS_AMBA_ID_DATA(0x000bb95f, "PTM 1.1"),
1002 /* PTM 1.1 Qualcomm */
1003 CS_AMBA_ID_DATA(0x000b006f, "PTM 1.1"),
|
| H A D | coresight-etm.h | 145 * @mode: controls various modes supported by this ETM/PTM.
216 * @arch: ETM/PTM version number.
|
| /linux/tools/testing/selftests/tc-testing/tc-tests/qdiscs/ |
| H A D | cake.json | 277 "name": "Create CAKE with memlimit and ptm flag",
287 "cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root cake memlimit 10000 ptm",
290 …iffserv3 triple-isolate nonat nowash no-ack-filter split-gso rtt 100ms raw ptm overhead 0 memlimit…
|
| /linux/drivers/tty/ |
| H A D | pty.c | 680 * @driver: ptm driver
882 panic("Couldn't allocate Unix98 ptm driver"); in unix98_pty_init()
893 ptm_driver->name = "ptm"; in unix98_pty_init()
922 panic("Couldn't register Unix98 ptm driver"); in unix98_pty_init()
|
| /linux/drivers/net/ethernet/intel/ |
| H A D | Kconfig | 335 bool "Support HW cross-timestamp on platforms with PTM support"
340 with PCIe PTM support. The cross-timestamp is available through
|
| /linux/arch/sh/include/cpu-sh3/cpu/ |
| H A D | sh7720.h | 48 /* PTM */
|
| /linux/arch/arm/boot/dts/xilinx/ |
| H A D | zynq-7000.dtsi | 509 ptm@f889c000 {
524 ptm@f889d000 {
|
| /linux/drivers/net/ethernet/ti/ |
| H A D | Kconfig | 135 and PCIe Subsystem Precision Time Measurement (PTM).
|
| /linux/arch/arm/boot/dts/arm/ |
| H A D | vexpress-v2p-ca15_a7.dts | 531 ptm@2201c000 {
547 ptm@2201d000 {
|
| /linux/tools/perf/util/ |
| H A D | cs-etm.h | 54 /* ETMv3/PTM metadata */
|