Home
last modified time | relevance | path

Searched full:ppe (Results 1 – 25 of 47) sorted by relevance

12

/freebsd/sys/powerpc/ps3/
H A Dps3pic.c117 uint64_t ppe; in ps3pic_attach() local
129 lv1_get_logical_ppe_id(&ppe); in ps3pic_attach()
131 lv1_configure_irq_state_bitmap(ppe, thread, in ps3pic_attach()
137 lv1_configure_irq_state_bitmap(ppe, !thread, in ps3pic_attach()
142 lv1_connect_irq_plug_ext(ppe, thread, sc->sc_ipi_virq, in ps3pic_attach()
145 lv1_connect_irq_plug_ext(ppe, !thread, sc->sc_ipi_virq, in ps3pic_attach()
195 uint64_t ppe; in ps3pic_eoi() local
198 lv1_get_logical_ppe_id(&ppe); in ps3pic_eoi()
201 lv1_end_of_interrupt_ext(ppe, thread, irq); in ps3pic_eoi()
217 uint64_t ppe; in ps3pic_mask() local
[all …]
H A Dps3bus.c180 uint64_t ppe, junk; in ps3bus_resources_init() local
186 lv1_get_logical_ppe_id(&ppe); in ps3bus_resources_init()
202 lv1_connect_irq_plug_ext(ppe, thread, outlet, outlet, in ps3bus_resources_init()
210 lv1_connect_irq_plug_ext(ppe, thread, outlet, outlet, in ps3bus_resources_init()
262 uint64_t ppe, junk; in ps3bus_resources_init_by_type() local
268 lv1_get_logical_ppe_id(&ppe); in ps3bus_resources_init_by_type()
285 lv1_connect_irq_plug_ext(ppe, thread, outlet, outlet, in ps3bus_resources_init_by_type()
/freebsd/sys/contrib/device-tree/Bindings/net/
H A Dqcom,ipq9574-ppe.yaml4 $id: http://devicetree.org/schemas/net/qcom,ipq9574-ppe.yaml#
7 title: Qualcomm IPQ packet process engine (PPE)
16 The Ethernet functionality in the PPE (Packet Process Engine) is comprised
19 The Switch core in the IPQ9574 PPE has maximum of 6 front panel ports and
23 IPQ9574, the PPE includes 6 GMAC/XGMACs that can be connected with external
34 The follow diagram shows the PPE hardware block along with its connectivity
60 | | | | BM | | QM | IPQ9574-PPE | L2/L3 Process | |
80 - qcom,ipq9574-ppe
87 - description: PPE core clock
88 - description: PPE APB (Advanced Peripheral Bus) clock
[all …]
H A Dhisilicon-hip04-net.txt10 phandle, specifies a reference to the syscon ppe node
50 ppe: ppe@28c0000 {
51 compatible = "hisilicon,hip04-ppe", "syscon";
60 port-handle = <&ppe 31 0 31>;
68 port-handle = <&ppe 0 1 0>;
77 port-handle = <&ppe 8 2 8>;
H A Dhisilicon-hns-dsaf.txt20 The third region is the PPE register base and size.
23 - reg-names: may be ppe-base and(or) dsaf-base. It is used to find the
64 reg-names = "ppe-base", "dsaf-base";
H A Dairoha,en7581-npu.yaml15 Processor Engine (PPE) flow table.
H A Dmediatek-net.txt32 These are "fe", "gmac" and "ppe"
H A Dairoha,en7581-eth.yaml85 Processor Engine (PPE) flow table.
H A Dmediatek,net.yaml67 - const: ppe
/freebsd/sys/contrib/dev/iwlwifi/mld/
H A Dsta.c123 static u8 iwl_mld_he_get_ppe_val(u8 *ppe, u8 ppe_pos_bit) in iwl_mld_he_get_ppe_val() argument
131 return (ppe[byte_num] >> bit_num) & in iwl_mld_he_get_ppe_val()
141 res = (ppe[byte_num + 1] & in iwl_mld_he_get_ppe_val()
144 res += (ppe[byte_num] >> bit_num) & (BIT(residue_bits) - 1); in iwl_mld_he_get_ppe_val()
151 u8 ru_index_bitmap, u8 *ppe, u8 ppe_pos_bit, in iwl_mld_parse_ppe() argument
174 /* According to the 11be spec, if for a specific BW the PPE Thresholds in iwl_mld_parse_ppe()
176 * BW for which we had PPE Thresholds. In 11ax though, we don't have in iwl_mld_parse_ppe()
186 high_th = iwl_mld_he_get_ppe_val(ppe, ppe_pos_bit); in iwl_mld_parse_ppe()
188 low_th = iwl_mld_he_get_ppe_val(ppe, ppe_pos_bit); in iwl_mld_parse_ppe()
205 u8 *ppe = &link_sta->he_cap.ppe_thres[0]; in iwl_mld_set_pkt_ext_from_he_ppe() local
[all …]
/freebsd/sys/contrib/dev/iwlwifi/fw/api/
H A Dmac.h419 * enum iwl_he_pkt_ext_constellations - PPE constellation indices
446 * The required PPE is set via HE Capabilities IE, per Nss x BW x MCS
453 * QAM_tx < QAM_th1 --> PPE=0us
454 * QAM_th1 <= QAM_tx < QAM_th2 --> PPE=8us
455 * QAM_th2 <= QAM_tx --> PPE=16us
458 * For rates below the low_th, no need for PPE
459 * For rates between low_th and high_th, need 8us PPE
460 * For rates equal or higher then the high_th, need 16us PPE
470 * The required PPE is set via HE Capabilities IE, per Nss x BW x MCS
477 * QAM_tx < QAM_th1 --> PPE=0us
[all …]
H A Dmac-cfg.h704 * @pkt_ext: optional, exists according to PPE-present bit in the HE/EHT-PHY
760 * @pkt_ext: optional, exists according to PPE-present bit in the HE/EHT-PHY
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dqcom,ipq9574-nsscc.yaml35 - description: CMN_PLL PPE (Bias PLL ubi nc) clock source. The clock
58 - ppe
100 - const: ppe
H A Dqcom,ipq9574-cmn-pll.yaml18 networking hardware include PPE (packet process engine), PCS
/freebsd/contrib/llvm-project/clang/lib/Lex/
H A DPreprocessingRecord.cpp75 static bool isPreprocessedEntityIfInFileID(PreprocessedEntity *PPE, FileID FID, in isPreprocessedEntityIfInFileID() argument
78 if (!PPE) in isPreprocessedEntityIfInFileID()
81 SourceLocation Loc = PPE->getSourceRange().getBegin(); in isPreprocessedEntityIfInFileID()
107 if (PreprocessedEntity *PPE = LoadedPreprocessedEntities[LoadedIndex]) in isEntityInFileID() local
108 return isPreprocessedEntityIfInFileID(PPE, FID, SourceMgr); in isEntityInFileID()
199 SourceLocation getLoc(PreprocessedEntity *PPE) const { in getLoc()
200 SourceRange Range = PPE->getSourceRange(); in getLoc()
/freebsd/sys/contrib/device-tree/Bindings/media/
H A Dnvidia,tegra-vde.txt15 - ppe
53 reg-names = "sxe", "bsev", "mbe", "ppe", "mce",
H A Dnvidia,tegra-vde.yaml36 - const: ppe
106 reg-names = "sxe", "bsev", "mbe", "ppe", "mce",
/freebsd/sys/contrib/dev/athk/ath12k/wifi7/
H A Dhal_rx_desc.h262 * as PPE may not support such packets.
268 * Global enable/disable bit for routing to PPE, used to disable
269 * PPE routing even if RXOLE CCE or flow search indicate 'Use_PPE'
272 * buffer management for WiFi-to-PPE routing.
275 * by a different subsystem, completely disabling WiFi-to-PPE
598 * Opaque service code between PPE and Wi-Fi
599 * This field gets passed on by REO to PPE in the EDMA descriptor
603 * This field gets passed on by REO to PPE in the EDMA descriptor
609 * This field gets passed on by REO to PPE in the EDMA descriptor
1081 * Opaque service code between PPE and Wi-Fi
[all …]
H A Dhal_qcn9274.c255 /* PPE release ring address */
348 /* PPE release ring address */
473 /* PPE release ring address */
H A Dhal_qcc2072.c49 /* PPE release ring address */
/freebsd/sys/contrib/dev/iwlwifi/mvm/
H A Dmac80211.c2125 static u8 iwl_mvm_he_get_ppe_val(u8 *ppe, u8 ppe_pos_bit) in iwl_mvm_he_get_ppe_val() argument
2133 return (ppe[byte_num] >> bit_num) & in iwl_mvm_he_get_ppe_val()
2144 res = (ppe[byte_num + 1] & in iwl_mvm_he_get_ppe_val()
2147 res += (ppe[byte_num] >> bit_num) & (BIT(residue_bits) - 1); in iwl_mvm_he_get_ppe_val()
2154 u8 ru_index_bitmap, u8 *ppe, u8 ppe_pos_bit, in iwl_mvm_parse_ppe() argument
2182 * According to the 11be spec, if for a specific BW the PPE Thresholds in iwl_mvm_parse_ppe()
2184 * BW for which we had PPE Thresholds. In 11ax though, we don't have in iwl_mvm_parse_ppe()
2194 high_th = iwl_mvm_he_get_ppe_val(ppe, ppe_pos_bit); in iwl_mvm_parse_ppe()
2196 low_th = iwl_mvm_he_get_ppe_val(ppe, ppe_pos_bit); in iwl_mvm_parse_ppe()
2213 u8 *ppe = &link_sta->he_cap.ppe_thres[0]; in iwl_mvm_set_pkt_ext_from_he_ppe() local
[all …]
/freebsd/sys/contrib/device-tree/Bindings/mfd/
H A Dsyscon.yaml73 - hisilicon,hip04-ppe
186 - hisilicon,hip04-ppe
/freebsd/usr.sbin/ppp/
H A Dccp.h40 #define TY_MPPE 18 /* Microsoft PPE */
/freebsd/contrib/wpa/src/common/
H A Dieee802_11_defs.h2490 /* Followed by optional variable length PPE Thresholds field. */
2592 /* HE PPE Threshold define */
2813 * Figure 9-1074au: EHT PPE Thresholds field format
2814 * Maximum PPE threshold length: 62 octets
2820 /* 9.4.2.323.5: EHT PPE Thresholds field */
2837 /* Supported EHT-MCS And NSS Set and EHT PPE thresholds (Optional) */
/freebsd/sys/contrib/dev/iwlwifi/
H A Diwl-nvm-parse.c626 * Set default PPE thresholds, with PPET16 set to 0,
683 * PPE thresholds for NSS = 2, and RU index bitmap set
740 * Set default PPE thresholds, with PPET16 set to 0,
781 * PPE thresholds for NSS = 2, and RU index bitmap set

12