Home
last modified time | relevance | path

Searched +full:ports +full:- +full:implemented (Results 1 – 25 of 217) sorted by relevance

123456789

/freebsd/sys/contrib/device-tree/Bindings/soundwire/
H A Dqcom,sdw.txt7 - compatible:
10 Definition: must be "qcom,soundwire-v<MAJOR>.<MINOR>.<STEP>",
12 "qcom,soundwire-v1.3.0"
13 "qcom,soundwire-v1.5.0"
14 "qcom,soundwire-v1.5.1"
15 "qcom,soundwire-v1.6.0"
16 - reg:
18 Value type: <prop-encoded-array>
22 - interrupts:
24 Value type: <prop-encoded-array>
[all …]
H A Dqcom,soundwire.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schema
[all...]
/freebsd/sys/contrib/device-tree/Bindings/gpio/
H A Dnvidia,tegra186-gpio.txt31 implemented by the SoC. Each GPIO is assigned to a port, and a port may control
36 The number of ports implemented by each GPIO controller varies. The number of
37 implemented GPIOs within each port varies. GPIO registers within a controller
42 extremely non-linear. The header file <dt-bindings/gpio/tegra186-gpio.h>
43 describes the port-level mapping. In that file, the naming convention for ports
49 represents the aggregate status for all GPIOs within a set of ports. Thus, the
51 of the number of ports it implements. Note that the HW documentation refers to
52 both the overall controller HW module and the sets-of-ports as "controllers".
55 of ports. Each GPIO may be configured to feed into a specific one of the
56 interrupt signals generated by a set-of-ports. The intent is for each generated
[all …]
H A Dnvidia,tegra186-gpio.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/gpio/nvidia,tegra186-gpio.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jon Hunter <jonathanh@nvidia.com>
42 implemented by the SoC. Each GPIO is assigned to a port, and a port may
47 The number of ports implemented by each GPIO controller varies. The number
48 of implemented GPIOs within each port varies. GPIO registers within a
53 controller, are both extremely non-linear. The header file
[all …]
/freebsd/sys/contrib/device-tree/Bindings/ata/
H A Drockchip,dwc-ahci.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/ata/rockchip,dwc-ahci.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Serge Semin <fancer.lancer@gmail.com>
22 - rockchip,rk3568-dwc-ahci
23 - rockchip,rk3588-dwc-ahci
25 - compatible
30 - enum:
31 - rockchip,rk3568-dwc-ahci
[all …]
H A Dbaikal,bt1-ahci.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/ata/baikal,bt1-ahci.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Baikal-T1 SoC AHCI SATA controller
10 - Serge Semin <fancer.lancer@gmail.com>
13 AHCI SATA controller embedded into the Baikal-T1 SoC is based on the
14 DWC AHCI SATA v4.10a IP-core.
17 - $ref: snps,dwc-ahci-common.yaml#
21 const: baikal,bt1-ahci
[all …]
H A Dahci-common.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/ata/ahci-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Hans de Goede <hdegoede@redhat.com>
11 - Damien Le Moal <dlemoal@kernel.org>
18 document doesn't constitute a DT-node binding by itself but merely
19 defines a set of common properties for the AHCI-compatible devices.
24 - $ref: sata-common.yaml#
32 reg-names:
[all …]
H A Dahci-mtk.txt4 - compatible : Must be "mediatek,<chip>-ahci", "mediatek,mtk-ahci".
5 When using "mediatek,mtk-ahci" compatible strings, you
7 - "mediatek,mt7622-ahci"
8 - reg : Physical base addresses and length of register sets.
9 - interrupts : Interrupt associated with the SATA device.
10 - interrupt-names : Associated name must be: "hostc".
11 - clocks : A list of phandle and clock specifier pairs, one for each
12 entry in clock-names.
13 - clock-names : Associated names must be: "ahb", "axi", "asic", "rbc", "pm".
14 - phys : A phandle and PHY specifier pair for the PHY port.
[all …]
H A Dahci-platform.txt3 SATA nodes are defined to describe on-chip Serial ATA controllers.
6 It is possible, but not required, to represent each port as a sub-node.
11 - compatible : compatible string, one of:
12 - "brcm,iproc-ahci"
13 - "hisilicon,hisi-ahci"
14 - "cavium,octeon-7130-ahci"
15 - "ibm,476gtr-ahci"
16 - "marvell,armada-380-ahci"
17 - "marvell,armada-3700-ahci"
18 - "snps,dwc-ahci"
[all …]
H A Dsnps,dwc-ahci.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/ata/snps,dwc-ahci.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Serge Semin <fancer.lancer@gmail.com>
20 - snps,dwc-ahci
21 - snps,spear-ahci
23 - compatible
26 - $ref: snps,dwc-ahci-common.yaml#
31 - description: Synopsys AHCI SATA-compatible devices
[all …]
/freebsd/usr.bin/sockstat/
H A Dsockstat.11 .\"-
2 .\" Copyright (c) 1999 Dag-Erling Smørgrav
38 .Op Fl p Ar ports
48 .Bl -tag -width Fl
59 This is currently only implemented for TCP.
86 .It Fl p Ar ports
90 .Ar ports
91 argument is a comma-separated list of port numbers and ranges
98 argument is a comma-separated list of protocol names,
105 This is currently only implemented for TCP.
[all …]
/freebsd/share/man/man4/
H A Dvale.447 is implemented completely in software, and is extremely fast.
53 dynamically creates switches and ports as clients connect
59 ports are named
69 Both SSS and PPP have the form [0-9a-zA-Z_]+ , the string cannot
78 currently supports up to 254 ports per switch. The maximum
88 port, and a netmap-enabled tcpdump instance on another port:
89 .Bd -literal -offset indent
90 tcpdump -ni valea:1 &
91 pkt-gen -i valea:0 -f tx &
95 each connected to two qemu machines on different ports.
[all …]
H A Dnetmap.41 .\" Copyright (c) 2011-2014 Matteo Landi, Luigi Rizzo, Universita` di Pisa
43 .Nm netmap ports ,
45 .Bl -tag -width XXXX
46 .It Nm physical NIC ports
48 .It Nm host ports
50 .It Nm VALE ports
51 implementing a very fast and modular in-kernel software switch/dataplane;
61 .Nm netmap ports
72 35-40 Mpps on 40 Gbit/s NICs (limited by the hardware);
73 about 20 Mpps per core for VALE ports;
[all …]
/freebsd/lib/libc/net/
H A Drcmd.362 is used by the super-user to execute a command on
88 returning -1 if the host does not exist.
93 residing at the well-known Internet port
106 is non-zero, then an auxiliary channel to a control
125 although you may be able to get its attention by using out-of-band data.
137 Privileged Internet ports are those in the range 0 to 1023.
138 Only the super-user is allowed to bind an address of this sort
148 name is that of the super-user.
151 the super-user, it checks the
160 other than the user or the super-user, or is writable by anyone other
[all …]
/freebsd/sys/contrib/device-tree/Bindings/media/
H A Dcdns,csi2rx.txt1 Cadence MIPI-CSI2 RX controller
4 The Cadence MIPI-CSI2 RX controller is a CSI-2 bridge supporting up to 4 CSI
8 - compatible: must be set to "cdns,csi2rx" and an SoC-specific compatible
9 - reg: base address and size of the memory mapped region
10 - clocks: phandles to the clocks driving the controller
11 - clock-names: must contain:
14 * pixel_if[0-3]_clk: pixel stream output clock, one for each stream
15 implemented in hardware, between 0 and 3
18 - phys: phandle to the external D-PHY, phy-names must be provided
19 - phy-names: must contain "dphy", if the implementation uses an
[all …]
H A Dcdns,csi2tx.txt1 Cadence MIPI-CSI2 TX controller
4 The Cadence MIPI-CSI2 TX controller is a CSI-2 bridge supporting up to
8 - compatible: must be set to "cdns,csi2tx" or "cdns,csi2tx-1.3"
9 for version 1.3 of the controller, "cdns,csi2tx-2.1" for v2.1
10 - reg: base address and size of the memory mapped region
11 - clocks: phandles to the clocks driving the controller
12 - clock-names: must contain:
15 * pixel_if[0-3]_clk: pixel stream output clock, one for each stream
16 implemented in hardware, between 0 and 3
19 - phys: phandle to the D-PHY. If it is set, phy-names need to be set
[all …]
/freebsd/sys/contrib/device-tree/Bindings/soc/qcom/
H A Dqcom,eud.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Souradeep Chowdhury <quic_schowdhu@quicinc.com>
14 mini USB-hub implemented on chip to support USB-based debug capabilities.
19 - enum:
20 - qcom,sc7280-eud
21 - const: qcom,eud
25 - description: EUD Base Register Region
26 - description: EUD Mode Manager Register
[all …]
/freebsd/sys/contrib/device-tree/Bindings/arm/
H A Darm,coresight-dummy-sink.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/arm/arm,coresight-dumm
[all...]
/freebsd/contrib/ofed/infiniband-diags/man/
H A Dibstat.85 IBSTAT \-
7 .nr rst2man-indent-level 0
10 \\$1 \\n[an-margin]
11 level \\n[rst2man-indent-level]
12 level margin: \\n[rst2man-indent\\n[rst2man-indent-level]]
13 -
14 \\n[rst2man-indent0]
15 \\n[rst2man-indent1]
16 \\n[rst2man-indent2]
21 . nr rst2man-indent\\n[rst2man-indent-level] \\n[an-margin]
[all …]
/freebsd/sys/contrib/device-tree/src/arm/qcom/
H A Dqcom-ipq8064-v2.0.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 #include "qcom-ipq8064.dtsi"
6 model = "Qualcomm Technologies, Inc. IPQ8064-v2.0";
13 stdout-path = "serial0:115200n8";
16 reserved-memory {
17 #address-cells = <1>;
18 #size-cells = <1>;
23 no-map;
44 compatible = "qcom,pcie-ipq8064-v2";
48 compatible = "qcom,pcie-ipq8064-v2";
[all …]
/freebsd/tools/tools/netmap/
H A Dlb.830 .Nd netmap-based load balancer
32 .Bk -words
33 .Bl -tag -width "lb"
36 .Op Fl p Ar pipe-group
37 .Op Fl B Ar extra-buffers
38 .Op Fl b Ar batch-size
39 .Op Fl w Ar wait-link
50 .Bl -tag -width Ds
65 .Dq Ar name No Ns Em } Ns Aq Ar number No - 1 .
79 group will start from were the previous identically-named group had left.
[all …]
/freebsd/sys/netinet/libalias/
H A DHISTORY5 - Host accepts incoming connections for ports 0 to 1023.
8 - Fragment handling error in alias_db.c corrected.
11 - Generalized mechanism for handling incoming
14 - Increased ICMP support (will handle traceroute now).
16 - Improved TCP close connection logic.
21 - Corrected error in handling incoming UDP packets
25 - Simplified ICMP data storage. Will now handle
27 traceroute, which uses UDP packets to non-existent
28 ports.
31 - Reduced malloc() activity for ICMP echo and
[all …]
/freebsd/contrib/ntp/html/hints/
H A Dwinnt.html1 <!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
6 <meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
15 …-7 and later. The binaries work on multi-processor systems. This port has not been tested on the …
16 …-1 packets, which can have unintended consequences and create a security risk. The client should s…
18 …th this release ntp-keygen is supported. See the <a href="../keygen.html"> ntp keygen documentatio…
20 <p><B>NOTE:</B> ntpd and <tt>ntp-keygen</tt> both use OpenSSL which requires a random
25 …If you have a clock that runs on Win32 and the driver is there but not implemented on Win32 you wi…
29 …<p>Greg Brackley has implemented a fantastic interpolation scheme that improves the precision of t…
30 …chieves a precision of about 5 microseconds and synchronizes the clock to +/-500 microseconds usin…
34 <li><a href="http://www.five-ten-sg.com/">http://www.five-ten-sg.com/</a>
[all …]
/freebsd/share/man/man4/man4.aarch64/
H A Denetc.41 .\" -
2 .\" SPDX-License-Identifier: BSD-2-Clause
48 Both physical ports, as well as virtual interfaces connected to the internal
51 The following hardware offloads have been implemented in this version
53 .Bd -literal
54 - Receive IP checksum validation.
55 - VLAN tag insertion and extraction.
56 - VLAN tag based packet filtering.
/freebsd/contrib/llvm-project/libcxx/
H A DCREDITS.TXT7 beautification by scripts. The fields are: name (N), email (E), web-address
8 (W), PGP key ID and fingerprint (P), description (D), and snail-mail address
16 D: Invented the Ryu and Ryu Printf algorithms used in floating-point to_chars, and wrote the initia…
35 D: Ported floating-point to_chars from MSVC to libc++.
39 D: FreeBSD and Solaris ports, libcxxrt support, some atomics work.
82 N: Hyeon-bin Jeong
93 D: Implemented floating-point to_chars.
95 N: Damien Lebrun-Grandie
101 D: Contributed floating-point to_chars.
105 D: Emscripten-related changes.
[all …]

123456789