Home
last modified time | relevance | path

Searched +full:pool +full:- +full:short (Results 1 – 25 of 272) sorted by relevance

1234567891011

/linux/Documentation/devicetree/bindings/net/
H A Dmarvell,armada-370-neta.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/marvell,armada-370-neta.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Marcin Wojtas <marcin.s.wojtas@gmail.com>
13 - $ref: /schemas/net/ethernet-controller.yaml#
18 - marvell,armada-370-neta
19 - marvell,armada-xp-neta
20 - marvell,armada-3700-neta
21 - marvell,armada-ac5-neta
[all …]
H A Dmarvell,armada-380-neta-bm.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/marvell,armada-380-neta-bm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Marcin Wojtas <marcin.s.wojtas@gmail.com>
14 Documentation/devicetree/bindings/net/marvell,armada-370-neta.yaml.
18 const: marvell,armada-380-neta-bm
26 internal-mem:
31 "^pool[0-3],capacity$":
33 size of external buffer pointers' ring maintained in DRAM for pool 0-3
[all …]
/linux/net/sunrpc/
H A Dsvc.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * High-level RPC service routines
47 SVC_POOL_AUTO = -1, /* choose one of the others */
48 SVC_POOL_GLOBAL, /* no mapping, just a single global pool
50 SVC_POOL_PERCPU, /* one pool per cpu */
51 SVC_POOL_PERNODE /* one pool per numa node */
65 unsigned int *pool_to; /* maps pool id to cpu or node */
66 unsigned int *to_pool; /* maps cpu or node to pool id */
92 err = -EINVAL; in __param_set_pool_mode()
97 if (m->count == 0) in __param_set_pool_mode()
[all …]
H A Dsvc_xprt.c1 // SPDX-License-Identifier: GPL-2.0-only
49 * svc_serv->sv_lock protects sv_tempsocks, sv_permsocks, sv_tmpcnt.
50 * when both need to be taken (rare), svc_serv->sv_lock is first.
51 * The "service mutex" protects svc_serv->sv_nrthread.
52 * svc_sock->sk_lock protects the svc_sock->sk_deferred list
53 * and the ->sk_info_authunix cache.
55 * The XPT_BUSY bit in xprt->xpt_flags prevents a transport being
64 * - Can be set or cleared at any time.
65 * - After a set, svc_xprt_enqueue must be called to enqueue
67 * - After a clear, the transport must be read/accepted.
[all …]
/linux/arch/arm/boot/dts/marvell/
H A Darmada-385-db-ap.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
4 * (DB-88F6820-AP)
11 /dts-v1/;
12 #include "armada-385.dtsi"
14 #include <dt-bindings/gpio/gpio.h>
18 compatible = "marvell,a385-db-ap", "marvell,armada385", "marvell,armada380";
21 stdout-path = "serial1:115200n8";
36 internal-regs {
38 pinctrl-names = "default";
39 pinctrl-0 = <&i2c0_pins>;
[all …]
H A Darmada-388-db.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
4 * (DB-88F6820)
8 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
11 /dts-v1/;
12 #include "armada-388.dtsi"
16 compatible = "marvell,a385-db", "marvell,armada388",
20 stdout-path = "serial0:115200n8";
35 internal-regs {
38 clock-frequency = <100000>;
39 audio_codec: audio-codec@4a {
[all …]
H A Darmada-385-linksys.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
10 #include "armada-385.dtsi"
18 stdout-path = "serial0:115200n8";
34 usb3_1_phy: usb3_1-phy {
35 compatible = "usb-nop-xceiv";
36 vcc-supply = <&usb3_1_vbus>;
37 #phy-cells = <0>;
40 usb3_1_vbus: usb3_1-vbus {
[all …]
H A Darmada-388-clearfog.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 #include "armada-388.dtsi"
9 #include "armada-38x-solidrun-microsom.dtsi"
13 /* So that mvebu u-boot can update the MAC addresses */
20 stdout-path = "serial0:115200n8";
23 reg_3p3v: regulator-3p3v {
24 compatible = "regulator-fixed";
25 regulator-name = "3P3V";
26 regulator-min-microvolt = <3300000>;
27 regulator-max-microvolt = <3300000>;
[all …]
H A Darmada-385-clearfog-gtr.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
5 * Rabeeh Khoury <rabeeh@solid-run.com>, based on Russell King clearfog work
9 SERDES mapping -
10 0. SATA1 on CON18, or optionally mini PCIe CON3 - PCIe0
12 2. SATA0 on CON17, or optionally mini PCIe CON4 - PCIe1
14 4. mini PCIe CON2 - PCIe2
17 USB 2.0 mapping -
18 0. USB 2.0 - 0 USB pins header CON12
19 1. USB 2.0 - 1 mini PCIe CON2
20 2. USB 2.0 - 2 to USB 3.0 connector (used with SERDES #3)
[all …]
H A Darmada-xp-linksys-mamba.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
12 * Based on armada-xp-axpwifiap.dts:
16 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
19 /dts-v1/;
20 #include <dt-bindings/gpio/gpio.h>
21 #include <dt-bindings/input/input.h>
22 #include "armada-xp-mv78230.dtsi"
26 compatible = "linksys,mamba", "marvell,armadaxp-mv78230",
27 "marvell,armadaxp", "marvell,armada-370-xp";
31 stdout-path = &uart0;
[all …]
H A Darmada-388-gp.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
4 * (RD-88F6820-GP)
8 * Gregory CLEMENT <gregory.clement@free-electrons.com>
11 /dts-v1/;
12 #include "armada-388.dtsi"
13 #include <dt-bindings/gpio/gpio.h>
16 model = "Marvell Armada 388 DB-88F6820-GP";
17 compatible = "marvell,a388-gp", "marvell,armada388", "marvell,armada380";
20 stdout-path = "serial0:115200n8";
35 internal-regs {
[all …]
H A Darmada-38x-solidrun-microsom.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
7 #include <dt-bindings/input/input.h>
8 #include <dt-bindings/gpio/gpio.h>
23 internal-regs {
27 * twice in u-boot.
45 pinctrl-0 = <&ge0_rgmii_pins>;
46 pinctrl-names = "default";
48 phy-mode = "rgmii-id";
49 buffer-manager = <&bm>;
50 bm,pool-long = <0>;
[all …]
/linux/drivers/net/ethernet/intel/libeth/
H A Drx.c1 // SPDX-License-Identifier: GPL-2.0-only
2 /* Copyright (C) 2024-2025 Intel Corporation */
13 * libeth_rx_hw_len_mtu - get the actual buffer size to be passed to HW
17 * Return: HW-writeable length per one buffer to pass it to the HW accounting:
25 len = READ_ONCE(pp->netdev->mtu) + LIBETH_RX_LL_LEN; in libeth_rx_hw_len_mtu()
28 pp->max_len); in libeth_rx_hw_len_mtu()
34 * libeth_rx_hw_len_truesize - get the short buffer size to be passed to HW
39 * Return: HW-writeable length per one buffer to pass it to the HW ignoring the
40 * MTU and closest to the passed truesize. Can be used for "short" buffer
48 min = SKB_HEAD_ALIGN(pp->offset + LIBETH_RX_BUF_STRIDE); in libeth_rx_hw_len_truesize()
[all …]
/linux/drivers/net/ethernet/netronome/nfp/
H A Dnfp_abi.h1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
19 * enum nfp_mbox_cmd - PF mailbox commands
24 * @NFP_MBOX_POOL_GET: get shared buffer pool info/config
25 * Input - struct nfp_shared_buf_pool_id
26 * Output - struct nfp_shared_buf_pool_info_get
28 * @NFP_MBOX_POOL_SET: set shared buffer pool info/config
29 * Input - struct nfp_shared_buf_pool_info_set
30 * Output - None
32 * @NFP_MBOX_PCIE_ABM_ENABLE: enable PCIe-side advanced buffer management
34 * PCIe block maintains a very short queue of buffers and does tail drop.
[all …]
/linux/drivers/staging/nvec/
H A Dnvec.h1 /* SPDX-License-Identifier: GPL-2.0 */
7 * Authors: Pierre-Hugues Husson <phhusson@free.fr>
10 * Julian Andres Klode <jak@jak-linux.org>
26 /* NVEC_POOL_SIZE - Size of the pool in &struct nvec_msg */
30 * NVEC_MSG_SIZE - Maximum size of the data field of &struct nvec_msg.
39 * enum nvec_event_size - The size of an event message
56 * enum nvec_msg_type - The type of a message
82 * struct nvec_msg - A buffer for a single message
88 * @used: Used for the message pool to mark a message as free/allocated.
97 unsigned short size;
[all …]
/linux/include/linux/sunrpc/
H A Dsvc.h1 /* SPDX-License-Identifier: GPL-2.0 */
28 * RPC service thread pool.
30 * Pool of threads and temporary sockets. Generally there is only
33 * have one pool per NUMA node. This optimisation reduces cross-
34 * node traffic on multi-node NUMA NFS servers.
37 unsigned int sp_id; /* pool id; also node id on NUMA */
39 unsigned int sp_nrthreads; /* # of threads in pool */
43 /* statistics on pool operation */
122 * For non-UDP transports we have more freedom. A size of 4MB is
139 * Pages are sent using ->sendmsg with MSG_SPLICE_PAGES so each server thread
[all …]
/linux/drivers/net/wireless/intel/iwlwifi/fw/api/
H A Dtxq.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2005-2014, 2019-2021, 2023-2024 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
22 * @IWL_MVM_DQA_MIN_MGMT_QUEUE: first TXQ in pool for MGMT and non-QOS frames.
25 * @IWL_MVM_DQA_MAX_MGMT_QUEUE: last TXQ in pool for MGMT frames
28 * @IWL_MVM_DQA_MIN_DATA_QUEUE: first TXQ in pool for DATA frames.
30 * the MGMT TXQ pool is exhausted, mgmt frames can be sent on DATA queues
32 * @IWL_MVM_DQA_MAX_DATA_QUEUE: last TXQ in pool for DATA frames
80 * enum iwl_tx_queue_cfg_actions - TXQ config options
[all …]
/linux/lib/
H A Dsg_pool.c1 // SPDX-License-Identifier: GPL-2.0-only
14 mempool_t *pool; member
17 #define SP(x) { .size = x, "sgpool-" __stringify(x) }
40 static inline unsigned int sg_pool_index(unsigned short nents) in sg_pool_index()
49 index = get_count_order(nents) - 3; in sg_pool_index()
59 mempool_free(sgl, sgp->pool); in sg_pool_free()
67 return mempool_alloc(sgp->pool, gfp_mask); in sg_pool_alloc()
71 * sg_free_table_chained - Free a previously mapped sg table
87 if (table->orig_nents <= nents_first_chunk) in sg_free_table_chained()
94 table->orig_nents); in sg_free_table_chained()
[all …]
/linux/sound/core/seq/
H A Dseq_clientmgr.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 * Copyright (c) 1998-1999 by Frank van de Pol <fvdpol@coil.demon.nl>
43 unsigned short group_filter;
52 int convert32; /* convert 32->64bit */
55 /* output pool */
56 struct snd_seq_pool *pool; /* memory pool for this client */ member
82 #define snd_seq_client_unlock(client) snd_use_lock_free(&(client)->use_lock)
108 return c->midi_version != SNDRV_SEQ_CLIENT_LEGACY_MIDI; in snd_seq_client_is_ump()
113 return c->midi_version == SNDRV_SEQ_CLIENT_UMP_MIDI_2_0; in snd_seq_client_is_midi2()
/linux/drivers/pci/
H A Dp2pdma.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (c) 2016-2018, Logan Gunthorpe
6 * Copyright (c) 2016-2017, Microsemi Corporation
11 #define pr_fmt(fmt) "pci-p2pdma: " fmt
13 #include <linux/dma-map-ops.h>
14 #include <linux/pci-p2pdma.h>
19 #include <linux/percpu-refcount.h>
25 struct gen_pool *pool; member
49 p2pdma = rcu_dereference(pdev->p2pdma); in size_show()
50 if (p2pdma && p2pdma->pool) in size_show()
[all …]
/linux/drivers/net/ethernet/chelsio/libcxgb/
H A Dlibcxgb_ppm.h16 * - Redistributions of source code must retain the above
20 * - Redistributions in binary form must reproduce the above
66 * for a 32-bit tag:
75 * |____ ddp bit: 0 - ddp tag, 1 - non-ddp tag
88 unsigned short pg_shift;
116 unsigned short npods;
120 /* per cpu ppm pool */
124 spinlock_t lock; /* ppm pool lock */
141 struct cxgbi_ppm_pool __percpu *pool; member
199 return !(tag & ppm->tformat.no_ddp_mask); in cxgbi_ppm_is_ddp_tag()
[all …]
/linux/mm/
H A Ddmapool.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * DMA Pool allocator
9 * This allocator returns small blocks of a given size which are DMA-able by
14 * The current design of this allocator is fairly simple. The pool is
15 * represented by the 'struct dma_pool' which keeps a doubly-linked list of
17 * least 'size' bytes. Free blocks are tracked in an unsorted singly-linked
23 #include <linux/dma-mappin
74 struct dma_pool *pool; pools_show() local
95 pool_check_block(struct dma_pool * pool,struct dma_block * block,gfp_t mem_flags) pool_check_block() argument
120 pool_find_page(struct dma_pool * pool,dma_addr_t dma) pool_find_page() argument
133 pool_block_err(struct dma_pool * pool,void * vaddr,dma_addr_t dma) pool_block_err() argument
159 pool_init_page(struct dma_pool * pool,struct dma_page * page) pool_init_page() argument
164 pool_check_block(struct dma_pool * pool,struct dma_block * block,gfp_t mem_flags) pool_check_block() argument
169 pool_block_err(struct dma_pool * pool,void * vaddr,dma_addr_t dma) pool_block_err() argument
176 pool_init_page(struct dma_pool * pool,struct dma_page * page) pool_init_page() argument
181 pool_block_pop(struct dma_pool * pool) pool_block_pop() argument
192 pool_block_push(struct dma_pool * pool,struct dma_block * block,dma_addr_t dma) pool_block_push() argument
300 pool_initialise_page(struct dma_pool * pool,struct dma_page * page) pool_initialise_page() argument
334 pool_alloc_page(struct dma_pool * pool,gfp_t mem_flags) pool_alloc_page() argument
360 dma_pool_destroy(struct dma_pool * pool) dma_pool_destroy() argument
404 dma_pool_alloc(struct dma_pool * pool,gfp_t mem_flags,dma_addr_t * handle) dma_pool_alloc() argument
450 dma_pool_free(struct dma_pool * pool,void * vaddr,dma_addr_t dma) dma_pool_free() argument
469 struct dma_pool *pool = *(struct dma_pool **)res; dmam_pool_release() local
496 struct dma_pool **ptr, *pool; dmam_pool_create() local
518 dmam_pool_destroy(struct dma_pool * pool) dmam_pool_destroy() argument
[all...]
/linux/kernel/dma/
H A Dswiotlb.c1 // SPDX-License-Identifier: GPL-2.0-only
9 * Copyright (C) 2000, 2003 Hewlett-Packard Co
10 * David Mosberger-Tang <davidm@hpl.hp.com>
12 * 03/05/07 davidm Switch from PCI-DMA to generic device DMA API.
14 * unnecessary i-cache flushing.
27 #include <linux/dma-direct.h>
28 #include <linux/dma-map-ops.h>
33 #include <linux/iommu-helper.h>
55 #define SLABS_PER_PAGE (1 << (PAGE_SHIFT - IO_TLB_SHIFT))
67 * struct io_tlb_slot - IO TLB slot descriptor
[all …]
/linux/include/uapi/linux/
H A Dmsg.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
27 unsigned short msg_cbytes; /* current number of bytes on queue */
28 unsigned short msg_qnum; /* number of messages in queue */
29 unsigned short msg_qbytes; /* max number of bytes on queue */
52 unsigned short msgseg;
65 * MSGMNB is the default size of a new message queue. Non-root tasks can
72 * (per-namespace) limit that applies for all message queues.
82 #define MSGPOOL (MSGMNI * MSGMNB / 1024) /* size in kbytes of message pool */
/linux/include/soc/fsl/
H A Ddpaa2-fd.h1 /* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
3 * Copyright 2014-2016 Freescale Semiconductor Inc.
14 * DOC: DPAA2 FD - Frame Descriptor APIs for DPAA2
27 * struct dpaa2_fd - Struct describing FDs
31 * @bpid: buffer pool ID
32 * @format_offset: format, offset, and short-length fields
99 * dpaa2_fd_get_addr() - get the addr field of frame descriptor
106 return (dma_addr_t)le64_to_cpu(fd->simple.addr); in dpaa2_fd_get_addr()
110 * dpaa2_fd_set_addr() - Set the addr field of frame descriptor
116 fd->simple.addr = cpu_to_le64(addr); in dpaa2_fd_set_addr()
[all …]

1234567891011