Home
last modified time | relevance | path

Searched full:polarities (Results 1 – 25 of 43) sorted by relevance

12

/linux/drivers/media/i2c/
H A Dst-mipid02.c334 bool *polarities = ep->bus.mipi_csi2.lane_polarities; in mipid02_configure_clk_lane() local
341 bridge->r.clk_lane_reg1 |= (polarities[0] << 1) | CLK_ENABLE; in mipid02_configure_clk_lane()
347 bool are_lanes_swap, bool *polarities) in mipid02_configure_data0_lane() argument
349 bool are_pin_swap = are_lanes_swap ? polarities[2] : polarities[1]; in mipid02_configure_data0_lane()
366 bool are_lanes_swap, bool *polarities) in mipid02_configure_data1_lane() argument
368 bool are_pin_swap = are_lanes_swap ? polarities[1] : polarities[2]; in mipid02_configure_data1_lane()
385 bool *polarities = ep->bus.mipi_csi2.lane_polarities; in mipid02_configure_from_rx() local
394 polarities); in mipid02_configure_from_rx()
399 polarities); in mipid02_configure_from_rx()
H A Dths8200.c336 if (bt->polarities & V4L2_DV_HSYNC_POS_POL) { in ths8200_setup()
340 if (bt->polarities & V4L2_DV_VSYNC_POS_POL) { in ths8200_setup()
H A Dmax96717.c93 #define MAX96717_MIPI_RX4 CCI_REG8(0x334) /* phy1 lane polarities */
95 #define MAX96717_MIPI_RX5 CCI_REG8(0x335) /* phy2 lane polarities */
H A Dsaa711x_regs.h372 "I port signal polarities"},
/linux/Documentation/devicetree/bindings/media/
H A Drenesas,vin.yaml92 If both HSYNC and VSYNC polarities are not specified, embedded
98 If both HSYNC and VSYNC polarities are not specified, embedded
141 If both HSYNC and VSYNC polarities are not specified, embedded
147 If both HSYNC and VSYNC polarities are not specified, embedded
H A Dti,omap3isp.txt48 lane-polarities : lane polarity (required on CSI-2)
/linux/Documentation/devicetree/bindings/display/bridge/
H A Dti,sn65dsi86.yaml134 lane-polarities:
143 lane-polarities: [data-lanes]
267 lane-polarities = <0 1 0 1>;
/linux/Documentation/devicetree/bindings/media/i2c/
H A Dmaxim,max96714.yaml74 lane-polarities:
158 lane-polarities = <1 0 1>;
H A Dmaxim,max96717.yaml71 lane-polarities:
/linux/arch/arm64/boot/dts/renesas/
H A Dr8a779a0-falcon-csi-dsi.dtsi134 lane-polarities = <0 0 0 0 1>;
156 lane-polarities = <0 0 0 0 1>;
/linux/arch/sh/include/asm/
H A Dsh7760fb.h145 * HSYNC/VSYNC polarities are derived from the fb_var_screeninfo
146 * data above; however the polarities of the following signals
/linux/arch/arm/boot/dts/ti/omap/
H A Domap3-n9.dts56 lane-polarities = <1 1 1>;
H A Domap3-n950.dts102 lane-polarities = <1 1 1>;
/linux/Documentation/userspace-api/media/v4l/
H A Dvidioc-g-dv-timings.rst108 - ``polarities``
109 - This is a bit mask that defines polarities of sync signals. bit 0
H A Ddv-timings.rst20 width and height, signal polarities, frontporches, backporches, sync
/linux/drivers/gpu/drm/arm/
H A Dhdlcd_regs.h55 /* polarities */
/linux/drivers/spi/
H A Dspi-bcm63xx-hsspi.c560 /* only change actual polarities if there is no transfer */ in bcm63xx_hsspi_setup()
600 * e. At the end restore the polarities again to their default values. in bcm63xx_hsspi_do_dummy_cs_txrx()
836 /* read out default CS polarities */ in bcm63xx_hsspi_probe()
H A Dspi-sun4i.c240 * polarities, etc. in sun4i_spi_transfer_one()
/linux/drivers/media/dvb-frontends/
H A Dtda1004x.c651 tda1004x_write_mask(state, TDA10046H_CONF_POLARITY, 0xf0, 0x60); // set AGC polarities in tda10046_init()
655 tda1004x_write_mask(state, TDA10046H_CONF_POLARITY, 0xf0, 0x60); // set AGC polarities in tda10046_init()
659 tda1004x_write_mask(state, TDA10046H_CONF_POLARITY, 0xf0, 0x00); // set AGC polarities in tda10046_init()
665 tda1004x_write_mask(state, TDA10046H_CONF_POLARITY, 0xf0, 0x60); // set AGC polarities in tda10046_init()
/linux/drivers/video/fbdev/geode/
H A Dvideo_cs5530.c124 /* Sync polarities. */ in cs5530_configure_display()
/linux/drivers/pwm/
H A Dpwm-sophgo-sg2042.c16 * - SG2044 supports both polarities, SG2042 only normal polarity.
H A Dpwm-rzg2l-gpt.c13 * - While the hardware supports both polarities, the driver (for now)
H A Dpwm-rz-mtu3.c12 * - While the hardware supports both polarities, the driver (for now)
/linux/sound/pci/ice1712/
H A Dmaya44.c540 0x0a, 0x022, /* R10: DAC I2C mode, std polarities, 24bit */ in wm8776_init()
541 0x0b, 0x022, /* R11: ADC I2C mode, std polarities, 24bit, in wm8776_init()
/linux/include/video/
H A Dimx-ipu-v3.h35 * Bitfield of Display Interface signal polarities.

12